												Τ.	<i>,</i> ,		
	819 Hou	rs / 1	00	Ma	arks		Seat No.								
Insti	ructio	(2	1) 2) 3)	Ansv		ext mai	pulsory. In Question		_	oage.					
														M	arks
1.	Atte	mpt any	y FI	VE:									5	5 × 4	= 20
	(a)	Draw A	AND	gate	and NOR	gate us	ing NMOS.	•							
	(b)	Define	:	(i)	Metastab	oility									
				(ii)	Noise Ma	argin									
	(c)	Compa	ire N	loore	and Meal	y mach	ine.								
	(d)	What is	s VI	·IDL	? Write tw	o advar	ntages of VI	IDL.							
	(e)	Explain	n :	(i)	Sensitivi	ty list.									
				(ii)	Wait stat	ement.									
	(f)	Explain	n the	e wafe	er processi	ng with	C-Z metho	d.							
	(g)	Design	Me	aly se	equence de	etector o	circuit for de	etectii	ng se	quen	ce of	`"001	l".		
2.	Atte	mpt any	y FO	UR :	:								4	1 × 4	= 16

Compare synchronous & asynchronous sequential circuits.

Draw the architecture of sparatan-3 FPGA series. Explain any two blocks.

(a)

(b)

[1 of 4] P.T.O.

1765	59	[2 of 4]	
	(c)	Explain: (i) Flattening	
		(ii) Structuring	
	(d)	Write VHDL program for 3:8 decoder.	
	(e)	List and explain data types used in VHDL.	
	(f)	Draw and explain CMOS AND gate.	
3.	Atte	empt any FOUR:	16
	(a)	List and explain features of CPLD.	
	(b)	State and explain delta delay.	
	(c)	Write VHDL code for Full ADDER.	
	(d)	Explain N-well process with diagram.	
	(e)	Explain Resistance Fabrication.	
	(f)	Design parity checker using Moore logic or Mealy logic.	
4.	Atte	empt any FOUR:	$4\times 4=16$
	(a)	Compare FPGA and CPLD.	
	(b)	Explain cycle based and event based simulators.	
	(c)	Describe verification using Test Bench.	
	(d)	Write VHDL code for 2:1 MUX using if else statements.	
	(e)	Explain Twin-Tab process in CMOS fabrication with diagram.	
	(f)	Explain HDL design flow for synthesis.	

17659 [3 of 4]

5. Attempt any FOUR:

 $4 \times 4 = 16$

- (a) Explain: (i) Sensitivity list
 - (ii) Zero modeling
- (b) Draw the architecture of Xilinx 9500 family CPLD. Explain any two blocks.
- (c) What is instantiation in VHDL? Write one example.
- (d) List and explain different types of operators in VHDL.
- (e) State and explain efficient coding styles.
- (f) Write the VHDL code for 4-bit adder without instantiation.

6. Attempt any FOUR:

 $4 \times 4 = 16$

- (a) Explain the following process:
 - (i) Oxidation process
 - (ii) Diffusion process
- (b) Draw ASIC design flow.
- (c) Compare software & hardware description language.
- (d) Write VHDL program for 4:1 MUX using case statement.
- (e) Explain Entity and Architecture with suitable example.
- (f) Design the following function using CMOS:

$$Y = (A \cdot B) + C$$

17659 [4 of 4]