

SUMMER– 2019 Examinations Model Answer

Page 1 of 13

Important suggestions to examiners:

Subject Code: 22421

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance. (Not applicable for subject English and communication skills)
- 4) While assessing figures, examiner may give credit for principle components indicated in a figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case some questions credit may be given by judgment on part of examiner of relevant answer based on candidate understands.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.1	Attempt any FIVE of the following5x2= 10 Marks					
a)	Constr	uct OR gate using NAND gate.				
Ans:	OR gat	te using NAND gate:	(2 Marks)			
b)	Compa	are Harward and Von-Neuman architectu	re. (any two points)			
Ans:	(Any Two point expected: 1 Mark each. Total 2 Marks)					
	S.No	Harward architecture	Von-Neumann architecture			
	1	The computer has two separate	The computer has single storage			
		memories for storing data and program.	system(memory) for storing data as			
		e.g. 8051 microcontroller	well as program to be executed			
			e.g. 8085 microprocessor			
	2	Faster Execution of program	Slower execution of program			
	3	Requires more hardware because of	Requires less hardware because of			
		separate bus-structure	single bus structure			



SUMMER- 2019 Examinations								
Subj	ect Code: 22421		Model Ans	swer		Page 2 of 13		
	4 program memory (ROM) nonvolatile data bus	central processing unit (CPU) data bus data memory (RAM) volatile			central processing unit (CPU)	a bus RAM single memory space		
c)	Write the excitation table	e for T-	FF.					
Ans:	Excitation table for T-F	F:				(2 Marks)		
		Q(t)	Q(t+1)	Т	Operation			
		0	0	0	No change			
		0	1	1	Complement			
		1	0	1	Complement			
		1	1	0	No Change			
		•	1	U	ito chunge			
d)	Define : (i) Address bus	(ii) Dat	a bus.					
Ans:	Address bus:			_		(1 Mark)		
	It is the bunch of	of wires	which carr	y bina	ry address of the per	ipheral that is		
	connected to CPU					(1 Marts)		
	Data Dus: It is the hunch of	wirde w	which carry	hinary	data that is exchang	(I Mark)		
	and peripheral	WIICS W	vincii cari y	ontary	data that is exchang	eu between en e		
e)	List the different addres	sing m	odes of 805	1.				
Ans:	Following addressing m	odes of	f 8051:					
			(Any Two	point	expected: 1 mark ea	ch, Total 2 Mark)		
	1) Immediate address	sing mo	de					
	2) Direct Addressing	mode						
	3) Register addressing	g mode						
	4) Register indirect ac	ldress1r	ng mode					
0	5) Indexed addressing	$\frac{g}{2}$ mode						
I) Ans:	(i) Assembler:	ij Comj	piler			(1 Mark)		
1 1110,	Assembler conve	orte acce	mhly lang	1200 n	rogram into object co	ode or machine code		
	(ii) Compiler			inge p		(1 Mark)		
	Compiler converte l	high or 1	wol 100 ~~~	ao 1940	aroma (Clonguage)	into machino codos		
	Complier converts r	ngher le	everiangua	ge pro	grains (Clanguage)	nuo machine codes		



SUMMER-2019 Examinations

Subject Code: 22421

Model Answer

Page 3 of 13

g)	Find the number of address lines required for (i) 4K RAM (ii) 8K ROM						
Ans:	(i) For 41	$K RAM : -12 address line as 2^{12}=4096$	(1 Mark)				
	(ii) For 8	K ROM : - 13 address lines as 2^{13} =8192	(1 Mark)				
Q. 2	Attempt	any THREE of the following	3x4= 12 Marks				
a)	State &	explain De-Morgan's first theorem.					
Ans:	De-Mor	gan's first theorem:	(4 Marks)				
		DeMorgan's Theorem is mainly used to	o solve the various Boolean algebra				
	expre	essions. The Demorgan's theorem defines	s the uniformity between the gate with				
	same	inverted input and output. It is used for	implementing the basic gate operation				
	likes	NAND gate and NOR gate.					
	It sta	tes that "when OR sum of two variables is	s inverted, it is equivalent to ANDing of				
	NOT	output of each variable"					
		· · · · · · · · · · · · · · · · · · ·					
		A + B =	A . B				
b)	Compar	e microprocessor & microcontroller (an	v four points)				
	Compar	(Any four poin	it expected: 1 mark each, total 4 Mark)				
			• · · · · · · · · · · · · · · · · · · ·				
	S.No	Microprocessor	Microcontroller				
	1	It is just a CPU i.e. central processing	It is a computer on single chip. It				
		unit with address and data bus. It	consists of CPU memory and				
		requires memory and other peripherals	peripherals in a single chip.				
	2	to make a computer	It has several digital input output				
		n does not have digital input output	lines 8051 has 32 L/O lines				
	3	It is mainly used for information	It is mainly used for digital				
		processing, multimedia and for making	control in industrial applications				
Ans:		desktop computer.	or in home appliances				
	4	It can have large external memory	Memory capacity is small				
	5	It is based on VonNeumann	It is based on Harward				
		architecture	architecture				
	6	Cost and size of hardware is large	It is cheaper in cost and compact				
	7		IN SIZE				
		Example: 8085 microprocessor,	Example: 8051, 8052				
			menocontroller				



		SUMMER- 2019 Examinations	
Subj	ect Code: 22421	Model Answer	Page 4 of 13
	Solve the following S	OP expressions with the help of K-map :	
c)	(i) $F(A, B, C, D) = \Sigma m$	$(0, 1, 3, 4, 5, 7)$ (ii) $F(A, B, C) = \Sigma m$	(0, 1, 4, 5, 6, 7)
Ans:	(i) $F(A, B, C, D) = \Sigma m$	(0, 1, 3, 4, 5,7) :	(2 Mark)
			A & + 1 A C CD CD CD CD CD CD CD CD CD CD CD CD CD
	(ii) $F(A, B, C) = \Sigma m (0, 0)$, 1, 4, 5, 6, 7):	(2 Mark)
		Y = F(A, B, C) = Zmi $ABCOI$ $OOII$ $OOII$ $COII$ $COIII$ $COIIII$ $COIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	
d)	Write any two laws of	Boolean algebra. Justify with the help of	truth table.
Ans:			(4 Marks)
	The basic Laws of Boo 1. Commutative I Boolean equation 1. OR opera 2. AND op 2. Associative Law or more than the	lean Algebra can be stated as follows: (Any Law states that the interchanging of the order on does not change its result. For example: ator $\rightarrow A + B = B + A$ erator $\rightarrow A * B = B * A$ w of multiplication states that the AND ope yo variables. For example:	7 Two expected) er of operands in a eration are done on two
	A * (B * C) = (A 3. Distributive La result with a va	* B) * C w states that the multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplication of two variants in the same value as multiplications in the same value as mul	ables and adding the plication of addition of



Subj	SUM ect Code: 22421	IMER– 2019 Examinations <u>Model Answer</u>	Page 5 of 13
	the variable with indivi	dual variables. For example	:
	$\mathbf{A} + \mathbf{B}\mathbf{C} = (\mathbf{A} + \mathbf{B}) (\mathbf{A} + \mathbf{C})$	C).	
		OR	
	1. Annulment law: A.0 = 0 A + 1 = 1 2. Identity law: A.1 = A A + 0 = A 3. Idempotent law: A + A = A A.A = A 4. Complement law: A + A' = 1 A.A'= 0 5. Double negation law: ((A)')' = A 6. Absorption law: A + AB = A		
	(5) × 0 - ×	OR	
	(b) $x + 0 = x$	0 • · · · · · · · · · · · · · · · · · ·	
	(6) x + 1 = 1		
	(7) $x + x = x$		
	$(8) x + \overline{x} = 1$		or equivalent table
Q.3	Attempt any THREE of the fo	llowing	12 Marks
a)	List any eight features of mic	rocontroller 8051.	
Ans:	Following features of microco	ontroller 8051.	
		(Any four point expected	d: 1 mark each. total 4 Mark)
		() P CP	



MAHARASHTRA STATE BOARAD OF TECHNICAL EDUCATIOD (Autonomous) (ISO/IEC-27001-2005 Certified)

Subj	ject Code: 224	SUMME 121 <u>1</u>	CR– 2019 Examinations Model Answer		Page 6 of 13
	1) 4kb	ytes of Program memor	y		
	2) 128	bytes of data memory			
	3) 1 set	rial port			
	4) 2 in	ternal timers of 16bit			
	5) 40 p	oin device			
	6) Ром	ver supply voltage 5V			
	7) 5 in	terrupt sources			
	8) Har	ward architecture			
	9) 32 b	oidirectional IO lines div	vided in 4 IO ports		
	10) 16 a	ddress and 8 data lines	available on port P0	and P2	
b)	Compare 7 Margin (ii	TTL, CMOS & ECL fan	nilies on the following	ng : (i) Power dis	sipation (ii) Noise
Ans:		ij Speed of Operation ((Ea	ach point : 1 Marl	k, Total 4 Mark)
	S.No	Point	TTL	CMOS	ECL
	1	Power dissipation	10mW	0.001mW	175mW
	2	Noise margin	Very good 0.5V	Excellent,1.5V	Good 0.16V
	3	Speed of operation	fast	Moderate	fastest
	4	Fan-in	12-14	>10	>10
c)	Describe t	he function of followin	ng pins of 8051 : (i) P	SEN (ii) RESET (iii) ALE (iv) ĒA
Ans:	PSEN-	t is an output control si	mal used to enable a	vtornal program	(1 Mark)
	connect	ted to /RD pin of extern	al program memory		nemory. It is to be
	RESET	:	I O		(1 Mark)
		It is active high input s	ignal to 8051 used to	reset 8051. When	it is HIGH, 8051
	program	n counter is reset to 000)0h.		
	- 0				



Subj	ject Code: 22421	SUMMER– 2019 Examinations <u>Model Answer</u>	Page 7 of 13
	ALE:		(1 Mark)
	Add	ress latch enable. It is output control signal to indi	cate presence of address
	on lower 8 l	pit address lines AD0-AD7 on port P0.	
	ĒA-		(1 Mark)
	It is	active low control input signal. When /EA is at log	gic 0, external program
	memory is t	used. When /EA is at logic 1, internal program me	mory is used for address
	range 0000-	0FFF.	
d)	Draw logic dia	gram of 4 : 1 multiplexer & give it's truth table.	
Ans:	logic diagram	of 4 : 1 multiplexer & give it's truth table :	
		(Diagram: 2 Mark, Truth table: 2	2 Mark, Total 4 Mark)
			S ₀ Output 0 $Z = I_0$ 1 $Z = I_2$ 1 $Z = I_2$ 1 $Z = I_3$



SUMMER-2019 Examinations Subject Code: 22421 Model Answer Page 8 of 13 Attempt any THREE of the following 12 Marks Q.4 Draw a neat labelled interfacing diagram of 8051 with stepper motor. a) labelled interfacing diagram of 8051 with stepper motor: (4 Mark) Ans: +5V +5V +5V C4 0.1uF 31 C1 S1 M1 Stepper Motor 10uF/10V Reset 9 RST A1 P1.0 1 16 **R**1 8.24 P1.1 2 +5V O A2 P1.2 15 3 IC1 AT89S52 P1.3 4 IC2 ULN2003 9 C2 19 XTAL1 łŧ A3 33pF 14 X1 A4 13 C3 18 XTAL2 € 8 33pF 20 X1=11.0592 MHz or equivalent figure Implement OR gate using transistor. b) OR gate using transistor: Ans: (4 Mark) +6V Out 108 2N222 ηp. 106 80 or equivalent figure



Subject Code: 22421

SUMMER– 2019 Examinations <u>Model Answer</u>

Page 9 of 13

c)	Write the alternative function	n of Port-3 p	pins.				
Ans:	Alternative function of Port-	3 pins:		(4 Marks)			
	Port Pi	n	Alternate Function				
	P3.0	RXD (seria	al input port)				
	P3.1	TXD (seria	al output port)				
	P3.2	INT0 (exte	ernal interrupt 0)				
	P3.3	INT1 (exte	ernal interrupt 1)				
	P3.4	T0 (Timer	0 external input)				
	P3.5	T1 (Timer	1 external input)				
	P3.6	WR (exter	nal data memory write strobe)				
	P3.7	RD (extern	nal data memory read strobe)				
d)	Draw master-slave JK FF & v	vrite it's tru	th table.				
Ans:	Master-slave JK FF & write i	t's truth tab	ole:				
			(Diagram: 2 Mark & trutr	i table : 2 Marksj			
	-Ma	aster Latch"	"Slave Latch"				
	K						
		OIK		equiavlet figure			
		0, 0, 0					
	J K CLK (<u> </u>					
		$Q_0 \qquad Q_0$	Hold				
) 1	Reset				
		0	Set				
	1 1 (Q_0 , Q_0	Toggle (opposite state)				
e)	Explain Boolean processor of	8051.					
Ans:	Explanation: Boolean proces	sor of 8051:		(4 Marks)			
	The Boolean processor of 805	51 offers sin	gle bit operations.				
	The internal RAM contains 12	8 bit addres	sable bits.				



Subject Code: 22421

SUMMER- 2019 Examinations <u>Model Answer</u>

Page 10 of 13

	All port line	es are bit addressable	е									
	Many SFRs	are bit addressable.	E.g	Accun	nulato	or, PS	W re	egister	, TCO	N, IE r	egister.	
	Different Bo	olean instructions a	re					0			0	
	Mnemonic	Description	Byte	Cyc								
	SETB C SETB bit CLR C CLR bit CPL C CPL bit	Set Carry flag Set direct Bit Clear Carry flag Clear direct bit Complement Carry flag Complement direct bit	1 2 1 2 1 2	1 1 1 1 1 1 1								
	MOV C.bit MOV bit.C	Move direct bit to Carry flag Move Carry flag to direct bit	2	1								
	ANL C.bit ANL C.bit	AND direct bit to Carry flag AND complement of direct	2	2 2								
	ORL C.bit ORL C.bit	OR direct bit to Carry flag OR complement of direct bit to Carry flag	2	2 2								
	JC rel JNC rel JB bit.re JNB bit.re JBC bit.re	Jump if Carry is flag is set Jump if No Carry flag Jump if direct Bit set Jump if direct Bit Not set Jump if direct Bit is set & Clear bit	2 2 3 3	2 2 2 2 2 2								
Q.5	Attempt an	y TWO of the follow	wing							12	2 Marks	
	Execute the	following program	1 & S	pecify	the c	onte	nts o	of Acc	umula	tor &	status of	f PSW
	after execut	tion. Also draw the	form	at of F	PSW							
a)	MoV A, #O	FH										
	MoV B, #03	3H										
	Div AB											
A 10 CL	Ena									16	Marka	
Ans:		will be loaded with	n 11m	hor OF	Th (15	deci	məl)			(0	warks)	
	$\begin{array}{c} 1) & Rec \\ 2) & B rec \end{array}$	vister will be loaded	with	03h(0)	11 (15 13 dec	imal)	111.01)					
	3) Divis	sion instruction will	be ex	cecute	d d	mai	,					
	4) Cont	ents of $A = 05H$, $B=$	00h,									
	Carry flag =	0, OV flag =0										
			P	rocesso	r Statu	s Word	1					
		(MCF	3)						(LSB)			
		PSW.	7 PSW	.6 PSW.5	PSW.4	PSW.3	PSW.2	PSW.1	PSW.0			
		Direct Addressing D0H CY	AC	F0	RS1	RS0	ov	2	Р			
		Bit Address D7	D6	D5	D4	D3	D2	D1	DO			
		Carry Flag	100	1	1	1		87	_	Parity Flag		



Subj	ect Code: 2242	SU 1	MMER– 2019 Exan <u>Model Answe</u>	ninations <u>r</u>	i			Page	11 of 13
b)	Develop an	ALP to generate	square wave of 1	kHz at j	port p	in P1.	3. Dra	w flo	wchart for it.
Ans:								(6	Marks)
		//assume cloc	k input 12Mhz						
		//required cou	ants = 65536-500=1	FE0Ch					
		MOV P1,#0000	0000B						
		MOV TMOD,#	00000001B						
	MAIN:	SETB P1.0							
		ACALL DELA	Y						
		CLR P1.0							
		ACALL DELA	Y						
		SJMP MAIN							
	DELAY:	MOV TH0,#0F	EH						
		MOV TL0,#000	CH						
		SETB TR0							
	HERE:	JNB TF0,HERE							
		CLR TR0							
		CLR TF0							
		RET							
		END							
	A suitable fl	ow chart may be	e given credit.						
c)	Explain full	adder with it's	logic diagram & t	ruth tab	ole.				
Ans:	full adder w	vith it's logic dia	gram & truth tab	le: ark & T	ruth t	able: '	3 Mar	k Tot	al 6 Marks)
			(Diagram o M	ark & r	i atii ti		, iviai	K, 10t	ui o wiuikoj
	A		Sum		Inputs		Outp	outs	
	Č _{in}		oum	A	В	C _{in}	Carry	Sum	
		B		0	0	0	0	0	
	+			0	0	1	0	1	
			5	0	1	1	1	0	
				1	0	0	0	1	
		Cin		1	0	1	1	0	
				1	1	0	1	0	
		в		1	1	1	1	1	
			or equivale	nt figur	e				



SUMMER-2019 Examinations



Model Answer

Page 12 of 13

Q.6	Attempt any TWO of the following12 Marks
a)	Construct 3-bit synchronous UP counter using flip-flop. Also draw it's timing diagram.
Ans:	3-bit synchronous UP counter using flip-flop : (3 Marks)
	Count-up C CLK C C
	or Equivalent diagram
	Timing diagram: (3 Marks)
	Clock Pulses QA QB QC C C C C C C C C C C C C C C C C C
b)	Describe the following assembler directives with one example of each : (i) ORG (ii) DB (iii) EQU (iv) END (v) CODE (vi) DATA
Ans:	(Each assembler directives : 1 Mark, Total 6 Marks)
	i) ORG: (Origin) It is the assembler directive to indicate starting address of program.
	Example:
	ORG 0000h
	LJMP MAIN
	ii) DB – Define Byte It is the directive used to define 8 bit data
	example: DATA1 DB 39H



		SUMMER- 2019 Examinations	
Subj	ect Code: 224	21 <u>Model Answer</u>	Page 13 of 13
	iii) EQU : E	Equate It is the directive used to define constant without o	occupying memory
	location.		
	Example:	COUN T EQU 25	
	iv) END: er	nd of program. It is the directive used to indicate end of a	ssembly program
	v) CODE: I	t is the directive used to indicate assembler to start CODI	E segment
	vi) DATA:	It is the directive used before variable declarations.	
c)	Develop an	n ALP for interfacing of LED's with Port 1 of 8051. Drav	v interfacing diagram
Ans:	Developing	e. g an ALP for interfacing of LED's with Port 1 of 8051:	(3 Marks)
		MOV D1 #00h	
	AGAIN	MOV P1,#00h ;configure all lines of port P1 in output n	node
		ACALL DELAY	
		MOV P1,#0FFh	
		ACALL DELAY	
		SJMP AGAIN	
	DELAY:	MOV R0,#0FFh	
	BACK2:	MOV R1,#05H	
	BACK1:	DJNZ R1,BACK1	
		DJNZ R0,BACK2	
		END	
	Interfacing	diagram :	(3 Marks)
		C C C C C C C C C C C C C C	
		or equival	