

(ISO/IEC - 27001 - 2005 Certified)

17659

# MODEL ANSWER

## SUMMER- 19 EXAMINATION

# Subject Title: Very Large Scale Integration


Subject Code: 17659

## **Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for anyequivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any FIVE :	20M
	a)	Draw AND gate and NOR gate using NMOS.	<b>4</b> M








	<b><u>Noise Margins</u></b> : It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without					
c)		ming a wrong operation).		<b>4</b> M		
Ans:	· · ·			EACH		
ΑΠ5.	Sr. No.	Moore Machine	Mealy Machine	Point 1M		
	1.	Moore machine is the sequential system where output depends only on present state. f(o/p) = f(P.S.)	Mealy machine is the sequential system where output depends on present input and state. f(o/p) = f(i/p, P.S.)	(Any 4)		
	2.	It has more number of states than mealy machine.	It is smaller.			
ļ	3.	It is faster.	It is slower than Moore machine.			
	4.	The output is delayed in a Moore machine. Output does not occur until the next state changes.	Output occurs in the same state by change in input.			
ļ	5.	Simple to design.	Complicated to design.			
		Orbrats to the outside work	The conside works			
d)	What	is VHDL? Write two advantages of V	HDL.	<b>4M</b>		
Ans:		•	Language that can be used to model digital	2M		
	-	stem at many levels of abstraction, rar	nging from the algorithmic level to the gate			
	Advar	as in hardware.	In execute statements at same time in parallel n execute sequential statements one at a time ous timing models.	<sup>1</sup> ⁄2M Each (Any 4		
	•	Facilitates device independent of desig It supports design libraries.	n portability.			



	<ul> <li>It has well defined interface.</li> <li>Behaviour specification for simulation purpose.</li> <li>Test Benches can also be generated.</li> <li>Digital modelling techniques supported.</li> <li>It is not technology specific.</li> <li>VHDL has powerful construct language, constructs such as else if, with select, case, when etc.</li> <li>VHDL supports flexible design methodologies top-down, bottom-up or mixed.</li> <li>Strongly typed language:</li> <li>Dealing with signed and unsigned numbers is natural, and there's less chance of making a precision mistake or assigning a 16-bit signal to a 4-bit signal.</li> </ul>	
	<ul> <li>Ability to define custom types:</li> <li>Record types: Define multiple signals into one type.</li> <li>Natural coding style for asynchronous resets.</li> <li>Logical statement (like case and if/then) endings are clearly marked.</li> </ul>	
<b>e</b> )	Explain: (i) Sensitivity list. (ii) Wait statement	<b>4</b> M
Ans:	<ul> <li>i) Sensitivity List</li> <li>Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended.</li> <li>Ex. F&lt;=a and b;</li> <li>A and b are in the sensitivity list of f. the statement will execute only if one of these will change.</li> <li>Ex. Proc</li> <li>ess(clk, RST)</li> <li>The process is sensitive to RST and clk signal i.e. an event on any of these signals will cause the process toresume</li> </ul>	2M Each
	<ul> <li>ii) Wait Statement –</li> <li>Wait statement suspends the execution of event or procedure until some conditions are met. If no condition is given, the process will never be reactivated again.</li> <li>wait on [sensitivity list]; eg. wait on clk; wait until [condition]; wait until clk="1"</li> </ul>	









Ans:	Step ! 1 : 8-ate Diagram 10 10 00 at 00 00 11 11 Step 2 : State Table :	
	present Next state output ( state 2=0 2=1 2:0 2	
	a ba o	5
	b c a o a c b a o	5 1
	Step 3: Modified Table let a=00, b=01 of c=10 Membre,	
	present Nendistate output(z) state 200 2=1 200 x=1	
	ABABAB	











	Μ	lemory element	Either latches (u		Clocked FF
	D	aian	FF) or logic gates These circuit		These sinewite and easy to
	D	esign	difficult to design		These circuits are easy to design.
	C.	aad	e	1	
	5	peed	They are faster		They are slower
			OR		
	SR.	ASYNCHRONOU	JS SEQUENTIAL	SYN	NCHRONOUS SEQUENTIAI
	NO.		CUITS		CIRCUITS
	1	Output can be chang	•	-	hanges at discrete interval of
		time by changing the		time	0 0 0 1 1
	2	The status of memor			is of memory is affected only
		change any time as s changed. It does not	-	input is c	tive edge of clock, if
		changed. It does not	use a clock		clock pulse.
	3	These circuits are ea	sy to design.		rcuits are difficult to design.
	4	They are comparativ	· · ·		slower as clock is involved.
	_	clock is used .		a 1	
	5	Asynchronous is wh			nous is wherein all the swithin the counter change
		flops within the course state simultaneously	6		ultaneously. This is because
		the flip-flops are not			ip-flops are clocked
		simultaneously.	clocked	simultan	
b)	Draw t	the architecture of sp	oaratan-3 FPGA seri		
Ans:	Archit	ecture :			
		CLBs CLBs CLBs CLBs CLBs			




	The Spartan-3E family architecture consists of five fundamental programmable functional	Explai
	elements:	any 2
	Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) that	block
	implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data.	1M Each
	<b>Input/ Output Blocks (IOBs):</b> Control the flow of data between the I/O pins and the	
	internal logic of the device. Each	
	IOB supports bidirectional data flow plus 3-state operation. Double Data-Rate (DDR) registers are included.	
	Block RAM : Provides data storage in the form of 18-Kbit dual-port blocks.	
	Multiplier Blocks : Accept two 18-bit binary numbers as inputs and calculate the product.	
	<b>Digital Clock Manager (DCM):</b> Blocks provide self-calibrating, fully digital solutions for	
<u>c)</u>	distributing, delaying, multiplying, dividing, and phase-shifting clock signals. <b>Explain:</b> (i) Flattening (ii) Structuring	4M
<b>c</b> )	Explain: (1) Flattening (11) Structuring	4111
Ans:	Flattening:	2M
	The process of converting the optimized boolean description to a PLA format is known	
	ad flattening, because it creates a flat signal representation of only two levels: an AND	
	level and an OR level.	
	The idea is to get the unoptimized Boolean description into a format in which optimization	
	algorithms can be used to optimize the logic.	
	A PLA structure is a very easy description in which to perform boolean optimization, because	
	it has a simple structure and the algorithms are well known. An example of a Boolean	
	description is shown here:	
	Original equations	
	a=b  and  c; b = x  or  (y  and  z); c = q  or  w; after flattering	
	a = (x  or  (y  and  z))  and  (q  or  w);	
	This description shows an output that has three equations describing its function. These	
	equations use two intermediate variables b and c to hold temporary values which are then	
	used to calculate the final value for a.	
	These equations describe a particular structure of the design that contains two intermediate	
	nodes or signals b and c.	2M
	The flattening process removes these intermediate nodes to produce a completely flat design with no intermediate nodes.	



	Structuring: Structuring is the process of adding intermediate terms to add structure to a description. Structuring is usually desirable as flattened designs are bigger and slower because of the amount of fan-outs generated. Example if [(a AND b) OR c] occurs ten times, then the tool may assign it a variable "x"	
	and then x is used everywhere. Finally the sub functions are substituted into the original equations. Comparing to the logic before structuring, the resulting area is reduced.	
<b>d</b> )	Write VHDL program for 3 : 8 decoder.	4M
Ans:	(Note Diagram is Optional)	Entity 1M
	A = 52 $B = 51$ $B$	Archi ture 3M







	<b>Case 1:</b> When both the inputs A and B are at logic zero. As inputs A' and B' are logic 1 both the n-MOS transistors $M_1$ and $M_2$ are at logic 1, they are ON. And both the switches are closed. At the same time, p-MOS transistors $M_3$ and $M_4$ are OFF and both the switches are open. As a result of which, the output is shorted to ground. Hence output $y = 0$ . (Logic 0)	Explain OR
	$y = A \cdot B$ Taking double bar $y = \overline{A \cdot B}$ $y = \overline{A + B}$	
f) Ans:	Draw and explain CMOS AND gate. Diagram:	4M 2M
	<b>Record:</b> Contain elements of different types	
	A composite type represents a collection of values. There are two composite types: Array: Contain many elements of same type.	
	Composite data types:	
	<b>4. Physical:</b> A physical types are used to represent physical quantities such as length, voltage, time and current.	
	The predefined enumeration types of the language are CHARACTER, BIT, BOOLEAN, SEVERITY_LEVEL, FILE_OPEN_KIND and FILE_OPEN_STATUS.	
	Type CAR_STATE is (STOP, SLOW, MEDIUM, FAST);	
	For example consider the following enumeration type declaration.	
	This type values are represented by enumeration literals (either identifiers or character literals).	



		<b>Case 3:</b> When A As input A' =0 a ON and M <sub>4</sub> is in In the above two <b>Case 4:</b> When bo As input A' =0 a OFF and M <sub>4</sub> is in In the above two The working of 0	above two conditions, the output is shorted to ground. Hence output $y = 0$ . (Logic 0) <b>1</b> : When both the inputs A and B are at logic 1. but A' =0 and B'=0 transistor $M_1$ is OFF and transistor $M_3$ is ON and transistor $M_2$ is							2M
			Input		CM	IOS		Output		
		А	B	M1	M2	M3	M4	Juipui		
		0	0	ON	ON	OFF	OFF	0		
		0	1	ON	OFF	OFF	ON	0		
		1	0	OFF	ON	ON	OFF	0		
		1	1	OFF	OFF	ON	ON	1		
Q.3		Attempt any FC	OUR :							16M
	a)	List and explain	features o	f CPLD.						<b>4M</b>
	Ans:	<ol> <li>Product t</li> <li>Typically</li> <li>Many ma</li> <li>Typically</li> <li>Minimum</li> <li>Routing I</li> </ol>	y one dedica acrocells per y all logic-b n two logic-	ted flip-flop logic-block locks idention blocks per o	o per macr c ca levice	ocell				4M
					0	R				
		Logic D 2. In-Syste 3. Flexible 4. Fully Gr 5. 1 Static C 6. Power S 7. Program 8. Program	evice. m Program Logic Mac een (RoHS Current aving Optio mable Pin-k mable Schn mable Input ins Can Be in Comme d Digital CM Fuse Featur	ming (ISP) rocell Compliant) n During Op ceeper Option tt Trigger and I/O Pu Configured rcial and Ind MOS Technolog	Supported peration on on Inpu Option on Il-up Opti as Groun dustrial Te	ts and I/O Input and on (per Pi d (Optiona	s I/O Pins n) al)	ex Programn	nable	




b)	State and explain delta delay.	<b>4M</b>
Ans:	All digital circuit elements have a delay (propagation delay) which is very small in terms of nano sec. This nano sec delta delay will have little impact while writing the VHDL code. But for circuit realization this delay must be incorporated. The physical circuit always has finite delay. The ordering of zero delay events is handled with a fictitious unit called delta time. Delta time represents the execution of a simulation cycle without advancing Simulation time. The simulator models zero-delay events using delta time.Events scheduled at the same time are simulated in specific order during a delta time step.Related logic is then re-simulated to propagate the effects for another delta timestep. Delta time steps continue until there is no activity for the same instant of simulated time.	41
	OR	
	<b>Delta Delay:</b> The delta delay is introduced to achieve concurrency and order independence. The simulator freezes simulation time until all scheduled assignments in current simulation time is finished and there are no more events on the sensitivity list. Thus real and simulation time are different. Several logic changes occur simultaneously in a circuit. But a simulator cannot process events concurrently. Hence time is frozen within the time. Events are processed and logic values are updated one after another till no more events take place. This is known as one simulation cycle. The real time that the simulator takes to execute one simulation cycle is known as delta delay for simulation delta with zero simulation time.	
c)	Write VHDL code for Full ADDER.	<b>4</b> M
Ans:	A B Cin Cout	4M
	Library ieee; use ieee.std_logic_1164.all;	
	entity full_adder is port(a,b,c:in bit; sum,carry:out bit); end full_adder;	
	architecture data of full_adder is begin sum<= a xor b xor c; carry <= ((a and b) or (b and c) or (a and c));	



	end data;	
d)	Explain N-well process with diagram.	<b>4</b> N
Ans:	<u>N-Well process</u> : The N-well CMOS circuits are getting more popular because of the lower substrate bias effect on transistor threshold voltage and lower parasitic capacitances associated with source and drain regions. $V_{DD} \circ V_{out}$	4N
	n-well p substrate	
	<ul> <li>Thick SiO<sub>2</sub> layer is grown on p-type silicon wafer.</li> <li>After defining the area for N-well diffusion, using a mask, the SiO<sub>2</sub> layer is etched off and n-well diffusion process is carried out.</li> </ul>	
	<ul> <li>Oxide in the n transistor region is removed and thin oxide layer is grown all over the surface to insulate gate and substrate.</li> <li>The polysilicon is deposited and patterned on thin oxide regions using a mask to form gate of both the transistors. The thin oxide on source and drain regions of both the transistors is removed by proper masking steps.</li> </ul>	
	<ul> <li>Using n<sup>+</sup> mask and complementary n<sup>+</sup> mask, source and drain of both nMOS and pMOS transistors are formed one after another using respective diffusion processes. These same masks also include the V<sub>DD</sub> and V<sub>SS</sub> contacts.</li> <li>The contacts are made using proper masking procedure and metal is deposited and patterned on the entire chip surface.</li> </ul>	
	• An overall passivation layer is formed and the openings for accessing bonding pads are defined.	
e)	Explain Resistance Fabrication.	4N
Ans:	<b><u>Resistance Estimation:</u></b> Consider a uniform slab of conducting material of resistivity $\rho$ . Let W be the width, t the thickness and l is the length of the slab. Hence the resistance between A and B terminal:	4N
	Resistivity p	







Ans:	Parity at a lease	<b>4</b> M
	Parity checker.	
	a) Serial 1/p string	
	• Out = 1 if odd of is is input	
	· out = 0 if even of is is input	
	b) State all a de la company de la	
	b) Statediagram (Moore madeline)	
	1	
	or > Even > odd -	
	3.	
	as about a state state	
	c) state Transistion Mable	
	IJP Present state Next state 0/P	
	O EVEN BUEN O	
	1 Even odd o	
	o odd odd !	
	1 odd even 1	
	A) che Arcianmenti-	
	d) state Assignment:- Evenzo: oddel	
	Evento; Odde	
	DIP Precent date Next state OF 0 0 0 0 1 0 1 0 1 0 1 1 1 1 0 1 0 1	
	Skute Excellation toble:-	
	CAND CPSIC NSO DHEVE OIL	
	0 0 0 0 0	
	10110	
	0 1 1 1	
	1 1 0 0 1	
	2)	
	Knap:-	
	(d) Disput (b) OIP	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
	Dins xat xa Y=a	



Q.4	A)	Attempt an	y FOUR :	0 01P	16M		
	a)	Compare F	PGA and CPLD.		<b>4</b> M		
	Ans:				<b>4</b> M		
		Sr. No	FPGA	CPLD			
		1.	It is field programmable gate array.	It is complex programmable logic device.			
		2.	Capacity is defined in terms of number of gates available.	Capacity is defined in terms of number of macro cells available.			
		3.	FPGA consumes less power than CPLD.	CPLD consumes more power than FPGA			
		4.	Number of input and output pins on FPGA are less than CPLD.	Number of input and output pins on CPLD are more than FPGA.			
		5.	FPGA is suitable for designs with large number of blocks with few number of inputs.	CPLD is ideal for complex blocks with large number of inputs.			
		6.	FPGA based designs require more board space and layout is more complex.	CPLD board designs need less board space and layout is less complex.			
		7.	It is difficult to predict the speed performance of design.	Speed performance can be easily predicted.			
		8.	FPGA are available in wide density range.	CPLD contain fewer registers but have better performance.	4M		
	b) Explain cycle based and event based simulators.						
	Ans:	1. Event ba	sed simulator:		2M		
	All5.	<ul> <li>Event d</li> <li>The sim</li> <li>For this causes simulate</li> <li>Gates w</li> <li>The sim</li> </ul>	riven signal keeps track Of any chang nulator starts simulation as soon as an s the simulator has to keep record of a large memory overload but gives es events only. hose inputs have events are called ac	y signal in event list changes its value. f all the scheduled events in future. This high accuracy for asynchronous design. It etive and are placed in activity list. ate from the activity list. The process Of	2111		



		r –
	<ol> <li>Cvcle-based Simulator:         <ul> <li>Cycle-based simulation ignores intra—cycle state transitions. i.e. they check the Status of target signals periodically irrespective of any events. This can boost performance by 10 to 50 times compared to traditional event-driven simulators.</li> <li>Cycle-based technology offers greater memory efficiency and faster simulation runtime than traditional pure event-based simulators.</li> <li>Cycle-based simulators work best with synchronous design but give less timing accuracy with asynchronous design.</li> <li>Signals are treated as variables. Functions such as AND. OR etc. are directly converted to program statements.</li> <li>Signal level functions such as memory blocks, adders. Multiplier's etc. are modelled as subroutines.</li> <li>For every input vector the code is repeatedly executed until all variables have attained steady value.</li> <li>Compiled code simulator is efficient when used for high-level design verification. Inefficiency is incurred by the evaluation of the design when only few inputs are changing.</li> </ul> </li> </ol>	2
<b>c</b> )	Describe verification using Test Bench.	4
Ans:	Test bench encapsulates the stimulus driver, known good results, and DUT and contains internal signals to make the proper connections. The stimulus driver drives the input into DUT which responds and produces results. Finally a compare function within the test bench compares the result from the DUT against those known good results and reports any errors	4
	Typical Test Bench Format is:	



<b>e</b> )	Explain Twin-Tab Process in CMOS fabrication with diagram.	4N
	<pre>port (w0, w1, s : in std_logic; f : out std_logic); end mux2to1; architecture behaviour of mux2to1 is begin process (w0, w1, s) begin if s = '0' then f &lt;= w0; else f &lt;= w1; end if; end process; end behaviour;</pre>	
	library ieee; use ieee.std_logic_1164.all; entity mux2to1 is	
	$\begin{array}{c} D1 \longrightarrow \\ 1 \text{Inputs} \\ D0 \longrightarrow \\ Select (S) \end{array} \xrightarrow{\text{Output}} \\ (Y) \\ (Y)$	
Ans:	Enable	41
<b>d</b> )	Write VHDL code for 2:1 MUX using if else statements.	41
	<pre>begin    Generate-waveforms-using-behavioral-constructs;    Apply-to-entity-under-test;    EUT : ENTITY_UNDER_TEST port map ( port-associations );    Monitor-values-and-compare-with-expected-values; end TB_BEHAVIOR;</pre>	
	component ENTITY_UNDER_TEST port (list-of-ports-their-types-and-modes); end component; Local-signal-declarations;	
	entity TEST_BENCH is end; architecture TB_BEHAVIOR of TEST_BENCH is	




Ans:	In this process the substrate can be of any type. Consider n type silicon substrate.	<b>4</b> M
	The twin tub fabrication process is:	
	<ol> <li>The process is carried out on N type silicon substrate with lower doping or higher resistivity so that the lesser current flows through the substrate. On this, the n<sup>+</sup> Si substrate is grown further i.e. epitaxial layer of required thickness is grown.</li> <li>SiO<sub>2</sub> layer is grown all over the surface and the areas of P well and N well are defined. P well is diffused by masking N well area and N well is diffused by masking P well area.</li> <li>A thin layer of SiO<sub>2</sub> thin ox is deposited all over the surface. Using masking and etching process unrequired thin ox is removed. The thin ox is required only on gate areas of both the transistors.</li> <li>The polysilicon is deposited all over the surface and using a mask it is removed from areas other than the gate area.</li> <li>Then the P well is covered with a photoresist mask and p<sup>+</sup> diffusion is carried out to form the source and drain of pMOS transistor.</li> <li>Now the N well is covered with a photoresist mask and n<sup>+</sup> diffusion is carried out to form the source and drain of nMOS transistor.</li> <li>The thick layer of SiO<sub>2</sub> is grown all over the surface for isolation. This SiO<sub>2</sub> layer is etched off to expose all the terminals.</li> <li>The metal is deposited and patterned all over the wafer surface so that it makes contact with source, drain and gate terminals.</li> </ol>	
<b>f</b> )	Explain HDL design flow for synthesis.	<b>4</b> M
Ans:	<ul> <li>Synthesis = Translation + Optimization.</li> <li>Synthesis is an automatic method of converting higher level of abstraction to lower level of abstraction. i.e.</li> <li>The process that converts user, hardware description into structural logic description. Synthesis is a means of converting HDL into real world hardware. It generates a gate level net list for the target technology. The synthesis tool converts register transfer level (RTL) description to gate level netlist. These gate level netlists consist of interconnected gate level macrocells.</li> <li>The inputs to the synthesis process are RTL (register transfer level) VHDL description, circuit constraints and attributes for the design, and a technology library.</li> </ul>	4M

MAHARASHTRASTATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

		<ul> <li>The synthesis process produces an optimized gate level net list from all these inputs. The translation from RTL description to Boolean equivalent description is usually not user controllable.</li> <li>The intermediate form that is generated is a format that is optimized for a particular tool and may not even be viewable by the user. All the conditional signal assignments and selected signal assignment statements are converted to their boolean equivalent in this intermediate form. The optimization process takes an unoptimized Boolean description and converts it to an optimized Boolean description. For this it uses number of algorithm and rules. This process aims to improve structure of Boolean equations by applying rules of boolean algebra. This removes the redundant logic and reduces the area requirement</li> </ul>	
Q.5		Attempt any FOUR :	16M
	a)	Explain: (i) Sensitivity list (ii) Zero modeling	<b>4</b> M
	Ans:	Sensitivity List :-	2M
		This list defines the signals that cause the statements inside the process statement to execute whenever one or more elements of the list change value.	Each
		Sensitivity list is the list of the signals that will cause the process to execute.	
		Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended.	
		Ex. Process (CLK, RST) The process is sensitive to RST and CLK signal i.e. an event on any of these signals will cause the process to resume.	
		Zero Modeling:-	
		All digital circuit elements have a delay (propagation delay) which is very small in terms of nano sec. This nano sec delta delay will have little impact while writing the VHDL code. But for circuit realization this delay must be incorporated. The physical circuit always has finite delay.	
		In VHDL zero delay circuits and designs that depend on zero delay components can never be build. Simulation deltas are used to order some types of events during simulation. Specifically zero delay events must be ordered to produce consistent results. If they are not properly ordered results can vary between different simulation runs.	








	from the I/O bloc	k to the Functional B	lock.			
c)	What is instantia	ation in VHDL? Wri	te one example.		<b>4</b> M	
Ans:	<ul> <li>Instantiation :</li> <li>The instantiation means the precompiled entity architecture component is declared in another VHDL entity program. A component instantiated in a structural description is declared using component declaration. A component declaration declares the name and the interface of a component.</li> <li>Example</li> </ul>					
	Note: Any suital library IEEE; use IEEE.STD_1 entity INVE is Port (X : in S Z : out S end INVE;	LOGIC_1164.ALL;	ate using AND and NOT         library IEEE;         use IEEE.STD_LOGIC_1164         entity NANDG is         Port (a : in STD_LOGIC;         b : in STD_LOGIC;         y : out STD_LOGIC;         architecture Behavioral of Nacomponent INVE         port (X : in STD_LOGIC;         z : out STD_LOGIC;         z : out STD_LOGIC;         z : out STD_LOGIC;         b = in STD_LOGIC;         port (X : in STD_LOGIC;         z : out STD_LOGIC;         b = a and b;         a0 :INVE         port map (w, y);         end Behavioral;	; ANDG is	Any relevant example 2M Each	
<b>d</b> )	List and explain different types of operators in VHDL.					
Ans:						
	=	Equality		]		
	/=	Inequality				
	<	Ordering "less than"				
	<=	Ordering "less than or e	qual"			
	>	Ordering "greater than"				

sll	Shift left 1	ogical					
srl	Shift right	logical					
sla	Shift left a	arithmetic					
sra	Shift right	arithmetic					
rol	Rotate left	t logical					
ror	Rotate rig	ht logical					
The rem (rem and the result operand and i A rem $B = A$	is also of the s defined as:						
A mod B= A- Miscellaneou [exponential]. floating point Unary opera	mod operator B*N s operators: The abs is o number.	The two defined fo	o miscellar or any nun	neous ope neric type	erators are and ** i	a <b>bs</b> [abs s defined	olute] and for intege
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative.	mod operator B*N s operators: The abs is o number. tors: These a	The two defined fo are sign o	o miscellar or any nun perators an	neous ope neric type nd there an	rators are and ** i re two sig	abs [abs s defined n operator	olute] and for intege s positive
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative. Operator Typ logical	mod operator B*N s operators: The abs is o number. tors: These a	The two defined fo	o miscellar or any nun	neous ope neric type	erators are and ** i	a <b>bs</b> [abs s defined	olute] and for intege
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative.	mod operator B*N s operators: The abs is o number. tors: These a	The two defined fo ure sign o	o miscellar or any nun perators an nand	neous ope neric type nd there an <b>nor</b>	and ** in two signatures are two	abs [abs s defined n operator	olute] and for intege s positive
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative. Operator Typ logical relational	mod operator ·B*N <b>s operators:</b> The abs is on number. <b>tors:</b> These and and =	The two defined fo ure sign o	nand	neous ope neric type ad there an nor <=	rators are and ** i re two sig	abs [abs s defined n operator	olute] and for intege s positive
floating point Unary opera negative. Operator Typ logical relational shift addition unary	mod operator B*N s operators: The abs is on number. tors: These a e and = sll + +	The two defined for are sign o or /= srl	nand	neous ope neric type ad there an nor <= sra	rators are and ** i re two sig	abs [abs s defined n operator	olute] and for intege s positive
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative. Operator Typ logical relational shift addition unary multiplying	mod operator ·B*N <b>s operators:</b> The abs is on number. <b>tors:</b> These a <b>and</b> <b>and</b> <b>and</b> <b>b</b> <b>b</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b> <b>c</b>	The two defined for ure sign of or /= srl - /	nand nmod	neous ope neric type ad there an nor <=	rators are and ** i re two sig	abs [abs s defined n operator	olute] and for intege s positive
A mod B= A- Miscellaneou [exponential]. floating point Unary opera negative. Operator Typ logical relational shift addition unary	mod operator B*N s operators: The abs is on number. tors: These a e and = sll + +	The two defined for are sign of or /= srl -	nand	neous ope neric type ad there an nor <= sra	rators are and ** i re two sig	abs [abs s defined n operator	olute] and for intege s positive




f) Ans:	<ul> <li>would yield better performance.</li> <li>The essence of VHDL coding lies in understanding which style yields the ultimate performance under the given set of specifications.</li> <li>The key to higher performance is to avoid writing code that needlessly creates additional work for the HDL compiler and synthesizer, which, in turn, generates designs with greater number of gates.</li> <li>o Basically, any coding style that gives the HDL simulator information about the design that cannot be passed onto the synthesis tool is a bad coding style.</li> <li>Write the VHDL code for 4-bit adder without instantiation.</li> <li>library IEEE;</li> <li>use IEEE.STD_LOGIC_1164.ALL;</li> <li>use IEEE.STD_LOGIC_arith.ALL;</li> <li>use IEEE.STD_LOGIC_MetroR (3 downto 0);</li> <li>Y : in STD_LOGIC_VECTOR (3 downto 0);</li> <li>Y : in STD_LOGIC_VECTOR (3 downto 0);</li> <li>Sum : out STD_LOGIC_VECTOR (3 downto 0);</li> <li>Carry : out STD_LOGIC_VECTOR (3 downto 0);</li> <li>carry : out STD_LOGIC_VECTOR (3 downto 0);</li> <li>signal \$1,\$2 : std_logic_vector (4 downto 0);</li> <li>signal temp : std_logic_vector (4 downto 0);</li> <li>begin</li> <li>\$1 &lt;= 0' &amp; X;</li> <li>\$2 &lt;= 0' &amp; Y;</li> <li>temp &lt;= \$1 + \$2;</li> <li>Sum &lt;= temp(4);</li> <li>end Behavioral;</li> </ul>	4M Entity 1M Architec ture 3M
Q.6	(NOTE : Any other logic can be used for program) Attempt any FOUR :	16M
a)	Explain the following process : (i ) Oxidation Process (ii) Diffusion Process	4M
Ans:	Oxidation: Oxidation is a process by which a layer of silicon dioxide is grown on the surface of a silicon wafer. The oxidation of silicon is necessary throughout the modern integrated circuit fabrication process. Therefore the reliable manufacture of SiO2 is extremely important.	2M Each











## (ISO/IEC - 27001 - 2005 Certified)

Ans:	Sr. No.	Software Language	Hardware Descripting Language	Any 4 points	
	1	It is High Level Language	It is used for implementing hardware circuit.	1M Each	
	2	It handles sequential instruction.	VHDL allows both sequential and concurrent executions.	Luch	
	3	It can be written with our logical or arithmetic thinking.	VHDL programmer needs knowledge of Hardware circuit.		
	4	These programs ran on computer with powerful processor with high speed so easy to implement image processing algorithm.	Difficult to implement image processing algorithm in VHDL		
	5	In a software language, all assignments are sequential. That means the order in which the statements appear is significant because they are executed in that way.	The events (change in value) in hardware are concurrent, and they must be represented in that way.		
	6	A software language cannot be used to describe hardware and so a hardware language is required.	A hardware language is used to describe the hardware.		
	7	In software language, the statements are evaluated sequentially.	In VHDL, concurrent statements are defined to take care of concurrency hardware.		
<b>d</b> )	Write V	HDL program for 4:1 MUX using cas	se statement.	<b>4</b> M	
Ans:	library IEEE; use IEEE.STD_LOGIC_1164.ALL;				
	port ( i0 : i1 : i2 : i3 : sel : y : o end mu architet begin process begin case sel			Architec ture 3M	
	when when when "	"00" => y <= i0; "01" => y <= i1; "10" => y <= i2; 11" => y <= i3;optional <b>others</b> => y <= 'Z';optional	and or y < -i3		

Page30



	end case;	
	end process; end Behavioral;	
<b>e</b> )		4M
	Explain Entity and Architecture with suitable example.	
Ans:	Entity declaration:	Entity 2M
	<ul> <li>Entity is the description of inputs and outputs of the design. An entity is the most basic building block in the design. A design can have more than one entity block.</li> <li>The entity statement declares the design name. Then it defines input output parameters andports of the design entity.</li> <li>Syntax:</li> </ul>	
	entity entity _ name is	
	Port declaration.	
	end entity_name	
	Architecture:	Arch ture 2
	<ul> <li>All entities that are declared have an architecture associated with it. Architecture describes the behavior of the entity. An entity can have multiple architectures.</li> <li>Architecture assigned to an entity describes internal relationship between input and output of the entity. First part of the architecture may contain declaration of types, signals, constants, subprograms etc.</li> </ul>	
	Syntax:	
	architecture architecture _name of entity_ name	
	Architecture_declaration_name;	
	begin	
	Statement;	
	end architecture_ name;	
	Example -	
	library IEEE; use IEEE.STD_LOGIC_1164.ALL;	
	entity multiplexer4_1 is port (	
	<ul> <li>i0 : in std_logic;</li> <li>i1 : in std_logic;</li> <li>i2 : in std_logic;</li> <li>i3 : in std_logic;</li> </ul>	
	sel : in std_logic_vector(1 downto 0); y : out std_logic );	



f)	<pre>end multiplexer4_1; architecture Behavioral of multiplexer4_1 is begin process(i0,i1,i2,i3,sel) begin case sel is when "00" =&gt; y &lt;= i0; when "01" =&gt; y &lt;= i1; when "10" =&gt; y &lt;= i2; when others =&gt; y &lt;= i3; end case; end process; end Behavioral; (NOTE: Any relevant example can be considered (complete program not required)) Design the following function using CMOS:</pre>	4M
Ans:	$\mathbf{Y} = (\mathbf{A} \cdot \mathbf{B}) + \mathbf{C}$	4M
	$y = \overline{A \cdot B + c}$ $= \overline{A \cdot B} \cdot \overline{c}$ $= (\overline{A} + \overline{B}) \cdot \overline{c}$ $= 4^{1} \sqrt{D} \overline{D}$ $\overline{A} = 0$ $= 0$ $\overline{A} + \overline{D} + \overline{C}$ $\overline{A} = 0$	