

# SUMMER – 2019 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Subject Code:

17627

#### **Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No	Q.N.		Scheme
	(a)	Attempt any FIVE:	20
1.	Ans	Explain features of 80386 microprocessor. (any eight)	4M
	Ans.	<ol> <li>The salient features of 80386 are as follows:</li> <li>It is a 132 PGA (pin grid array) with 32 bits non multiplexed data bus and 32 bits address bus.</li> <li>It works in 3 modes: real, protected and virtual 8086 mode (V-86).</li> <li>It can address total 2<sup>32</sup> i.e., 4GB physical memory with the help of its 32 bits address lines.</li> <li>The integrated memory management unit in 80386 supports segmentation and paging of memory.</li> <li>It supports the interface of 80387-DX coprocessor IC to perform the complex floating point arithmetic operations.</li> <li>It supports 64TB virtual memory.</li> <li>It has an integrated memory management unit which supports the virtual memory and four levels of protections.</li> <li>It has an on chip clock divider circuitry.</li> <li>It has BIST (built in self-test) feature which tests approximately</li> </ol>	Any eight features <sup>1/2</sup> M each



# **SUMMER – 2019 EXAMINATION** MODEL ANSWER

Subject: Adva	anced Microprocessor Subje	ct Code: 1	7627
	one half of the 80386 processor when RESET an	d BUSY are	
	active.		
	10. It has breakpoint registers to provide the breakpoint	traps on code	
	(instructions) execution or data access.	1	
	11. It supports instruction pipelining with the help	of 16 bytes	
	instruction prefetch queue.		
	12. It has 8,32 bit General Purpose bits registers to store	the data and	
	address at the time of programming.		
	13. It has 8 debug registers DR0-DR7 for hardware de	bugging and	
	control.	00 0	
	14. It has a 32 bit E-flag register.		
	15. It supports the dynamic bus sizing by which the 8	0386 can be	
	interfaced to 16 bits devices effectively. And also		
	8bits, 16 bits and 32 bits operands.	11	
	16. It operates on 20 MHz and 33 MHz frequency.		
(b)	Draw Register organization format of 80386 DX	K. State the	<b>4</b> M
	function of segment registers.		
Ans.	Register organization		
	(General-purpose register, segment register, status and cont	rol	
	register, instruction pointer.		
	The 80386 has 32 bits registers which are classified into for	llowing seven	
	types :		
	1. General purpose registers.		
	2. segment registers		
	3. instruction pointer and flags registers		
	4. Control registers		
	5. System address registers		
	6. debug registers		
	7. Test registers		
	General purpose registers		




Subject: Adv	anced Microprocessor Subject Code: 17	627
	32 BIT NAMES 32 BIT NAMES EAX EAX EAX EBX EAX AH AH AX AH AX AL ACCUMULATOR BASE INDEX CH CX CH CX CH CX CH CX CL COUNT DATA SP STACK POINTER EBP EDI DI DI DI DI DI DI DI SU SURCE INDEX	Diagram of register organiza tion format of 80386 DX 2M
	eip ip eflags flags	
	Segment registers: There are total 6 segment registers of 16 bits each in 386. They are corresponding to CS, DS, ES, SS,FS, GS. In real mode size of each segment is 64kB while in protected mode each segment could be of 4GB. The CS and SS are used as code and stack segment respectively while the DS, FS, GS, ES are used as the data segments in 386. The segment registers in protected mode are called as segment selectors. These registers CSR, SSR, DSR, ESR, FSR and GSR are used in the relational address calculation in the different modes.	Functio n of segment registers 2M
(c) Ans.	<ul> <li>physical address calculation in the different ways in different modes in 80386.</li> <li>Justify the use of separate cache in Pentium configuration.</li> <li>Separate 8K B instruction and Data Cache : The following figure shows the organization of instruction and data cache.</li> </ul>	4M



# **SUMMER – 2019 EXAMINATION MODEL ANSWER**

#### **Subject: Advanced Microprocessor**






# SUMMER – 2019 EXAMINATION MODEL ANSWER

**Subject: Advanced Microprocessor** 

Subject Code: 17627






# SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code: 17627





Subject: Adva	nced Microprocessor	Subject Code:	17627	
	8. The loading and decoding of the instructions is simple and fast and it is not needed to wa the instruction is known in order to start dec one. Decoding is simplified as op-code an located in the same location for all instruction	it until the length coding the followind address fields a	of ng	
( <b>f</b> )	Describe any four DOS interrupts.		4N	1
Ans.	<ul> <li>INT21</li> <li>1) 3CH : to create file</li> <li>Registers to be used before calling the function of CX=File Attribute DS: DX - full file path (zero for ASCIIZ String file descriptor;</li> <li>a start variable in data segment loaded to DX</li> <li>Syntax: mov ah, 3Ch; function 3Ch - create a file int 21h; transfer to DOS</li> </ul>	terminated) – an		
	<ul> <li>2) 3DH: to open file</li> <li>This function opens the indicated file</li> <li>Registers to be used before calling the function of DS: DX - an ASCIIZ String file descriptor</li> <li>AL=Access Code and sharing modes are as follo</li> <li>00H- Open for reading mode</li> <li>01H- open for writing mode</li> <li>02H – open for read/write mode</li> <li>Syntax: mov ah,3Dh; function 3Dh - open the file</li> <li>int 21h; transfer to DOS</li> </ul>	DWS	Desc. ion any f DO interr s 11 eac	of Sour Sour M
	3) <b>3EH: to close the file</b> This function closes the indicated file Registers to be used before calling the function of BX = file handle <i>Syntax</i> : mov ah, 3Eh; function 3Eh - close a file int 21h; transfer to DOS	-		
	<ul> <li>4) 3FH: to read the file</li> <li>This function reads up to CX bytes from the Ind the specified memory buffer. On successful return contains the number of bytes actually read.</li> <li>Registers to be used before calling the function of BX = file handle</li> </ul>	rn, the AX Registe	r	



Subject: Ad	Ivanced Microprocessor Subject Code: 17627
	CX = number of bytes to read
	DS:DX -> buffer for data
	Syntax: mov ah,3Fh; function 3Fh – read the file
	int 21h; transfer to DOS
	5) 40H: to write to the file
	This function writes the specified number of bytes from a buffer
	to a file or device.
	Registers to be used before calling the function using INT 21H:
	BX = file handle
	CX = number of bytes to write
	DS:DX -> data to write
	Syntax: mov ah,40h; function 40h - write to file
	int 21h; transfer to DOS
	6) 41H: to delete the file
	This function deletes the specified file
	Registers to be used before calling the function using INT 21H:
	ASCIIZ filename DS: DX - zero terminated full paths.
	Syntax: mov ah, 41h; delete file int 21h; transfer to DOS
	7) 56H: to rename the file
	This functions renames the given file with new name specified by
	ES: DI
	Registers to be used before calling the function using INT 21H :
	DS: DX address of ASCIIZ filename of existing file ES : DI –
	ASCIZ new filename
	Syntax: mov ah, 56h; delete file int 21h; transfer to DOS
	8) 43H: Set/Get file attribute
	This function gets or sets the file attributes
	Registers to be used before calling the function using INT 21H:
	AL = 00H to get attributes 01H to set attributes $CX = file attributes,$
	if AL=01H. Bits can be combined DS: $DX =$ segment: offset of
	ASCIIZ pathname
	Syntax: mov ah, 43h; set/get file attributes int 21h; transfer to DOS
	9) 57H: Set/Get file time & date
	This function gets or sets the file date and time.
	Registers to be used before calling the function using INT 21H:



Subject: Advanced Microprocessor

## MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

# SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject Code: 17627

-	
	AL = 00h  or  01H (0 - get  1 - set)
	BX = file handle
	DS: DX = segment: offset of ASCIIZ pathname
	Syntax: mov ah, 57h; set/get file date and time int 21h; transfer to
	DOS
	INT 26H
	INT26H Absolute Disk Write
	On entry:
	AL Drive number (0=A, 1=B)
	CX Number of sectors to write
	DX Starting sector number
	DS:DX Address of sectors to write
	<b>Returns:</b> AX Error code (if CF is set; see below)
	Flags DOS leaves the flags on the stack
	This interrupt reads one or more sectors from a disk drive, and is
	comparable to the service provided by the ROM BIOS in Interrupt
	13h.
	INT 25h Absolute Disk Read
	eads one or more sectors on a specified logical disk.
	On entry:
	AL Drive number (0=A, 1=B)
	CX Number of sectors to read
	DX Starting sector number
	DS:DX Buffer to store sector read
	<b>Returns:</b> AX Error code (if CF is set; see below)
	Flags DOS leaves the flags on the stack
(g)	Differentiate between hardware and software interrupts. (4 4M
	points).
Ans.	Sr.         Hardware interrupts         Software interrupts         Any
	No.
	1It is an unsynchronous eventIt is synchronous event <i>points</i>
	2 It is requested by external It is requested by executing <i>1M each</i>
	device or pin.



2.

**(a)** Ans.

#### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

# **SUMMER – 2019 EXAMINATION**

# Subject: Adva

DOS

BIOS

Hardware/ Devices

MODEL ANSWER					
11	nced M	licroprocessor	Subject Code: 17	627	
	3	Program counter is not incremented	Program counter is incremented		
	4	The micro processor executes 2 acknowledgement cycles on the receipt of software interrupt	The micro processor does not execute any acknowledgement cycle on the receipt of software interrupt		
	5	It can be ignored or masked except for TRAP.	It cannot be ignored or masked		
	6	It has comparatively lower priority	It has highest priority among all the interrupts		
	Explai DOS I Figure routine initiali reading interfa	es in a ROM to provide the devices zes attached devices and provide g to and writing from the device with BIOS when there is a new	OS interface. Face. BIOS contains a set of ce supports. The BIOS tests and ride services that are used for vices. One task of DOS is to red to access its facilities. When of DOS, it may transfer the	16 4M Explana tion 2M	
	reques Someti	t to BIOS which in turn accesses	s the requested device. request to BIOS, especially for		
		User programs		Diagram 2M	




Subject: Adv	anced Microprocessor Subject Code:	17627	
(b) Ans.	<ul> <li>State and explain features of RISC processors. (Any four)</li> <li>Features of RISC processors: <ol> <li>Simple instruction set: in a RISC machine, the instruction is contains simple basic instructions, from which more compliinstructions can be composed. These instructions with less latency a preferred.</li> <li>Same length instructions: each instruction is of same length, that it may be fetched in a single operation. The tradition microprocessors from intel or Motorola support variable leng instructions.</li> <li>Single machine cycle instruction: Most instructions complete one machine cycle, which allows the processor to handle seve instruction), which is due to optimization of each instruction the CPU and massive pipelining embedded in a RISC processor.</li> <li>Pipelining: usually massive pipelining is embedded in a RIS processor, The pipelining is key to speed up RISC machines.</li> <li>Very few addressing modes and formats: unlike the CIS processors, where the number of addressing modes are very high. RISC processors the addressing modes are much less and it suppofew formats.</li> <li>Large number of registers: the RISC design philosophy genera incorporates a larger number of registers to prevent in large amound of interactions with memory.</li> <li>Micro-coding is not required: Unlike in CISC machines, in RIS architecture, instruction micro-coding is not required. This is becaut of the availability of a set of simple instructions and simplinistructions and simplications may be easily built into the hardware.</li> </ol> </li> </ul>	lex are so An four four four four four four four four	y ur vres
(c) Ans.	Describe the floating point unit operation in Pentium processor.	. 4N	1



# SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code: 17627





# **SUMMER – 2019 EXAMINATION** MODEL ANSWER

Subje	ect: Adva	nced Microprocessor	Subject Code:	17627	]
		<ul> <li>Floating Point Pipeline : Floating Point Unit Processor : The floating point pipeline has 8 stages a</li> <li>1. Prefetch (PF) :</li> <li>Instructions are prefetched from the on-chip instruction</li> </ul>	as follows:	ium	
		<ul> <li>2. Instruction Decode (D1):</li> <li>Two parallel decoders attempt to decode and sequential instructions</li> <li>It decodes the instruction to generate a control word</li> <li>A single control word causes direct execution of a</li> <li>Complex instructions require micro-coded control</li> </ul>	issue the next ord an instruction	two	
		<ul> <li>3. Address Generate (D2):</li> <li>Decodes the control word</li> <li>Address of memory resident operands are calculated and the control word and th</li></ul>	ted		
		<ul> <li>4. Memory and Register Read (Execution Stage)</li> <li>Register read, memory read or memory write per by the instruction to access an operand.</li> </ul>		ired	
		<ul> <li>5. Floating Point Execution Stage 1 (X1):</li> <li>Information from register or memory is written in</li> <li>Data is converted to floating point format before floating point unit.</li> </ul>	-	o the	
		<ul><li>6. Floating Point Execution Stage 2 (X2):</li><li>Floating point operation performed within floating</li></ul>	g point unit.		
		<ul> <li>7. Write FP Result (WF):</li> <li>Floating point results are rounded and the result target floating point register.</li> </ul>	ult is written to	the	
		<ul> <li>8. Error Reporting(ER)</li> <li>If an error is detected, an error reporting stage error is reported and</li> <li>FPU status word is updated.</li> </ul>	is entered where	the	
	(d) Ans.	Explain features of Intel MMX Architecture. Features of Intel MMX Architecture: 1. 57 new microprocessor instructions have been a designed to handle video, audio, and graphical dat		4N	1



Subject: Adva	anced I	Microprocessor	Subject Code: 1'	7627
	to a n 2. Ne 3. A t possil multij 4. The mean 5. 8,6	• • • •	isible state. dword).(4 new MMX data types) Multiple Data (SIMD), makes it n the same operation on ocessor has increased to 32 KB, nat is off the microprocessor.	Any four features 1M each
(e)	Com	pare between GDTR and LDT	<b>'R.</b> (four points)	<b>4M</b>
Ans.	Sr. No	GDTR (Global Descriptor Table Register )	LDTR (Local Descriptor Table Register)	
		The Global Descriptor Table Register (GDTR) is a dedicated 48-bit (6 byte) register used to record the base and size of a system's global descriptor table (GDT). Thus, two of these bytes define the size of the GDT, and four bytes define its base address in physical memory. LIMIT is the size of the GDT, and BASE is the starting address. LIMIT is 1 less than the length of the table, then the GDT is 16 bytes long.	The Local Descriptor Table Register (LDTR) is a dedicated 48-bit register that contains, at any given moment, the base and size of the local descriptor table (LDT) associated with the Currently executing task. Unlike GDTR, the LDTR register contains both a "visible" and a "hidden" component. Only the visible component is accessible, while the hidden component remains truly inaccessible to application programs.	Any four points IM each
		There is no visible component of GDTR. To load the GDTR, LGDT	The visible component of the LDTR is a 16-bit "selector" The dedicated, protected	
		instruction is used.	instructions LLDT and SLDT are reserved for loading and storing,	



Subject: Adva	Subject: Advanced Microprocessor Subject Code: 170		
	Structure of GDTR :           47         BASE(32 bit)         16         15         LIMIT         0	respectively, the visible selector component of the LDTR register. Structure of LDTR : $\begin{array}{c c} & & & \\ \hline \hline & & \\ \hline & & \\ \hline & & \\ \hline & & \\ \hline \hline & & \\ \hline & & \\ \hline \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline \\ \hline \hline & & \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline$	
(f) Ans.	<ul> <li>Draw and explain the format of CI</li> <li>CR0 contains system control flags conditions that apply to the system as task.</li> <li>PE (Protection Enable, bit 0) Setting PE causes the processor to be This can be cleared by resetting the ronly in real mode.</li> <li>MP (Monitor processor extension bit 1) If this bit is set to 1, it allows the Wa processor extension absent exception when this bit is set to 1 it indicates the (processor extension) if its not present the processor extension by the CPU.</li> <li>EM (Emulate, bit 2) If this bit is set to 1, it allows the gene extension not present ) and will permetent on the processor does not match that of the 80286 CPU. The 80386 sets TS each (Whether triggered by software or by interpreting one of the ESC instruction)</li> </ul>	s, which control or indicate s a whole, not to an individual egin executing in protected mode nicroprocessor. This can be set /Coprocessor or Math Present, it instruction to generate a i.e. exception number 7.In short e absence of coprocessor at and permits the emulation of eration of exception 7 (processor it the emulation of the processor et and the processor extension is as a coprocessor) e when the context of the ne task being executed by the time it performs a task switch y hardware interrupt). If, when	Explana tion 2M



# **SUMMER – 2019 EXAMINATION** MODEL ANSWER


Sub	ject: Adva	anced Microprocessor Subject Code: 17	627	
Sub	ject: Adva	set, it causes exception 7. The WAIT instruction also causes exception 7 if both TS and MP are set. Operating systems can use this exception to switch the context of the coprocessor to correspond to the current task. • ET (Extension Type, bit 4) ET indicates the type of coprocessor present in the system (ET=0 -> 80287 or ET=1 ->80387) • PG (Paging, bit 31) PG indicates whether the processor uses page tables to translate linear addresses into physical addresses. 31   2423   1615   87   0 P   0   0   0   0   0   0   0   0   0	7627 Diagram 2M	
	Ans.	detail.		



# SUMMER – 2019 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Subject Code:





Subject: Adva	nced Microprocessor Subject C	ode:	17627	
	The internal architecture of 80386 can be divided into 3 set shown in the above figure such as : <b>1. Central processing unit (CPU)</b> <b>2. Memory management unit(MMU)</b> <b>3. Bus interface unit(BIU)</b>	ections a	Expla tion	of
	<ol> <li>The Central processing unit It consists of</li> <li>a. Execution unit &amp;</li> <li>b. Instruction unit</li> </ol>		any uni 4N	ts
	a. Instruction unit has Instruction prefetcher and in predecode unit The Instruction prefetcher fetches the 16 instruction bytes time and stores them into the 16 byte instruction prefetch byte code). This speeds up the program execution process. The instruction predecode unit has the instruction decode decoded instruction queue. The instruction decoder decodes 3 instructions ahead of stores them in the 3 decoded instruction queue.	ahead queue(] er and	of 16 3	
	b. Execution unit has ALU and control unit. The control unit stores the control signals in the control RO are generated at the time of decoding .The decode and se unit decodes the control signals and sends the control sequentially to the ALU. ALU (arithmetic and logic unit): ALU performs all the a and logical operations. It has a register file containing regist as general purpose registers, control and flag registers, debu registers, special purpose registers etc. The barrel shifter is which can shift/rotate 64 bits at a time and hence can multiplication and divide operations within a microsecond.	equencir il signa arithmet sters suc g and te of 64 bi	ng ils ic ch st ts	
	<ul><li>2. The memory management unit</li><li>It has a. segmentation unit and b. paging unit.</li><li>a. segmentation unit :</li><li>The segmentation unit allows the use of two address co</li></ul>	mponen	ts	
	such as segment base address and offset address to calc	-		



# SUMMER – 2019 EXAMINATION **MODEL ANSWER**

#### **Subject: Advanced Microprocessor**

Subject Code:

17627 physical address. It allows the size of the segment upto 4GB maximum. It provides the 4 level protection level mechanism for protecting and isolating the system's code and data from application programs and unauthorized access. This unit converts logical address spaces to the linear addresses. The Limit and Attribute PLA checks the segment limits and attributes at segment level to avoid invalid access to the code. b. paging unit. The paging unit converts the linear addresses to the physical addresses. The control and attribute PLA checks the privileges at page level. Each of the pages maintain the paging information of the task. The paging unit organizes the physical memory in the terms of pages of 4KB each. This unit works under the control of segmentation unit i.e., each segment is further divided into pages. The virtual memory is also organized in the terms of segments and pages by the MMU. 3. Bus Interface Unit : BIU is responsible for interfacing the microprocessor with the system with the help of all buses. Control of all buses 1.e. address bus, data bus, control bus is in the hands of BIU. The BIU has a bus control unit which has a request prioritizer which resolves the priorities of the various bus request operations. It also controls the access of the bus. The address drivers drives the bus (byte) enable signals BE0#-BE3# and the address signals A0-A31. The pipeline and bus size control unit handle the related control signals and supports the dynamic bus sizing feature. The pipeline unit supports the instruction pipelining feature in 80386. Fetching other instruction while the other is in execution is known as instruction pipelining. The data buffers (mux / transceivers) interface the internal data bus with the system data bus.




# MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

# (ISO/IEC - 27001 - 2005 Certified)

#### SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code: 17627





# MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

# **SUMMER – 2019 EXAMINATION MODEL ANSWER**

Subject: Advanced Microprocessor

Subject Code:

17627


Figure 5-10. Format of a Page Table Entry	
31 12 11 0	
PAGE FRAME ADDRESS 3112 AVAIL 00D A 00V P S W	
P – PRESENT R∕W – READ∕WRITE U/S – USER/SUPERUISOR D – DIRTY AVAIL – AVAILABLE FOR SYSTEMS PROGRAMMER USE	
NOTE: Ø INDICATES INTEL RESERVED. DO NOT DEFINE.	
<ul> <li>Paging is one of the memory management techniques used for virtual memory multitasking operating system.</li> <li>The segmentation scheme may divide the physical memory into a variable size segments but the paging divides the memory into a fixed size pages.</li> <li>The segments are supposed to be the logical segments of the program, but the pages do not have any logical relation with the program.</li> <li>The pages are just fixed size portions of the program module or data. Thus paging mechanism provides an effective technique to manage the physical memory for multitasking systems.</li> </ul>	Descript ion 4M
<ul> <li>Paging Unit: The paging unit of 80386 uses a two level table mechanism to convert a linear address provided by segmentation unit into physical addresses.</li> <li>The paging unit converts the complete map of a task into pages, each of size 4K. The task is further handled in terms of its page, rather than segments.</li> <li>The paging unit handles every task in terms of three components namely page directory, page tables and page itself.</li> </ul>	
<ul> <li>Paging Descriptor Base Register: The control register CR2 is used to store the 32-bit linear address at which the previous page fault was detected.</li> <li>The CR 3 is used as page directory physical base address register, to store the physical starting address of the page directory.</li> </ul>	



### **SUMMER – 2019 EXAMINATION** MODEL ANSWER

Subj	ect: Adva	anced Microprocessor Subject Code: 1	7627
		• The lower 12 bit of the CR3 are always zero to ensure the page size aligned directory. A move operation to CR 3 automatically loads the page table entry caches and a task switch operation, to load CR 0 suitably.	
		<ul> <li>Page Directory: This is at the most 4Kbytes in size. Each directory entry is of 4 bytes, thus a total of 1024 entries are allowed in a directory.</li> <li>The upper 10 bits of the linear address are used as an index to the corresponding page directory entry. The page directory entries point to page tables.</li> <li>Page Tables: Each page table is of 4Kbytes in size and many contain a maximum of 1024 entries. The page table entries contain the starting address of the page and the statistical information about the page.</li> <li>The upper 20 bit page frame address is combined with the lower 12 bit of the linear address. The address bits A12- A21 are used to select the 1024 page table entries. The page table can be shared between the tasks.</li> <li>The P bit of the above entries indicates, if the entry can be used in address translation.</li> <li>If P=1, the entry can be used in address translation, otherwise it cannot be used.</li> <li>The P bit of the currently executed page is always high.</li> <li>The accessed bit A is set by 80386 before any access to the page. If A=1, the page is accessed, else unaccessed.</li> <li>The D bit (Dirty bit) is set before a write operation to the page is carried out. The D-bit is undefined for page director entries.</li> <li>The User / Supervisor (U/S) bit and read/write bit are used to provide protection. These bits are decoded to provide protection under the 4 level protection model.</li> <li>The level 0 is supposed to have the highest privilege, while the level 3 is supposed to have the least privilege.</li> </ul>	
	(c) Ans.	<b>Draw and explain super scalar execution of Pentium processor.</b> The five stages pipelining mechanism of Pentium is as shown in the	8M
		diagram below:	







#### **SUMMER – 2019 EXAMINATION** MODEL ANSWER

Subject: Advanced Microprocessor       Subject Code:       17627         Subject: Advanced Microprocessor       The Pentium processor will decode near conditional jumps (long displacement) in the second opcode map (0Fh prefix) in a single clock in either pipe-line. <ul> <li>The D1 stage is followed by Decode 2 (D2) in which the address of memory resident operands are calculated.</li> <li>The Execute (EX) stage of the pipe line for both ALU operations and for data cache access; therefore those instructions specifying both an ALU operation and a data cache access will require more than one clock in this stage. In EX all u-pipe instructions and all v-pipe instructions except conditional branches are verified for correct branch prediction. Microcode is designed to utilize both pipe-lines and thus those instructions requiring microcode execute.</li> <li>The final stage is Writeback (WB) where instructions are enabled to modify processor state and complete execution. In this stage v-pipe conditional branches are verified for correct branch prediction. All the registers and memory locations are updated in this stage.</li> </ul> <li>4. (a) Attempt any TWO: Describe the segment descriptor cache registers in 80386 microprocessor. These registers are not available for the users. These registers are not available for the users. These registers are not available for the users. These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register is 72 bits long. Every segment descriptor cache registers in 72 bits long. Every segment descriptor cache registers are not available for the users. The segment descriptor cache registers are not available for the users. The segment descriptor cache registers are not available for the users. The segment descriptor cache registers are</li>								
<ul> <li>displacement) in the second opcode map (0Fh prefix) in a single clock in either pipe-line.</li> <li>The D1 stage is followed by Decode 2 (D2) in which the address of memory resident operands are calculated.</li> <li>The Execute (EX) stage of the pipe line for both ALU operations and for data cache access; therefore those instructions specifying both an ALU operation and a data cache access will require more than one clock in this stage. In EX all u-pipe instructions and all v-pipe instructions except conditional branches are verified for correct branch prediction. Microcode is designed to utilize both pipe-lines and thus those instructions requiring microcode execute.</li> <li>The final stage is Writeback (WB) where instructions are enabled to modify processor state and complete execution. In this stage v-pipe conditional branches are verified for correct branch prediction. All the registers and memory locations are updated in this stage.</li> <li>Attempt any TWO:         <ul> <li>Attempt any TWO:</li> <li>Describt the segment descriptor cache registers with suitable diagram in 80386 microprocessor.</li> <li>Segment descriptor cache registers:             <ul> <li>These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register holds</li></ul></li></ul></li></ul>	Subj	ject: Adva	anced Microprocessor Subject Code: 17	627				
<ul> <li>of memory resident operands are calculated.</li> <li>The Execute (EX) stage of the pipe line for both ALU operations and for data cache access; therefore those instructions specifying both an ALU operation and a data cache access will require more than one clock in this stage. In EX all u-pipe instructions and all v-pipe instructions except conditional branches are verified for correct branch prediction. Microcode is designed to utilize both pipe-lines and thus those instructions requiring microcode execute.</li> <li>The final stage is Writeback (WB) where instructions are enabled to modify processor state and complete execution. In this stage v-pipe conditional branches are verified for correct branch prediction. All the registers and memory locations are updated in this stage.</li> <li>Attempt any TWO:         <ul> <li>Attempt any TWO:</li> <li>Describe the segment descriptor cache registers with suitable diagram in 80386 microprocessor.</li> <li>There are 6 segment descriptor cache registers in 80386 microprocessor.</li> <li>These registers are not available for the users.</li> <li>These registers are not available for the users.</li> <li>These registers are not available for the users.</li> <li>Bevery segment descriptor cache register in 72 bits long.</li> <li>Every segment descriptor cache registers in 572 bits long.</li> <li>Every segment descriptor cache register in 572 bits long.</li> <li>Every segment descriptor cache registers are not available for the users.</li> <li>The segment descriptor cache registers are not available for the users.</li> <li>The segment descriptor cache registers are not available for the users.</li> <li>The segment descriptor cache registers are not available for the users.</li> <li>Other required segment attributes.</li> <li>The segment descriptor cache registers are not avai</li></ul></li></ul>		displacement) in the second opcode map (0Fh prefix) in a single						
Ans.and for data cache access; therefore those instructions specifying both an ALU operation and a data cache access will require more than one clock in this stage. In EX all u-pipe instructions and all v- pipe instructions except conditional branches are verified for correct branch prediction. Microcode is designed to utilize both pipe-lines and thus those instructions requiring microcode execute.• The final stage is Writeback (WB) where instructions are enabled to modify processor state and complete execution. In this stage v- pipe conditional branches are verified for correct branch prediction. All the registers and memory locations are updated in this stage.164.Attempt any TWO: Describe the segment descriptor cache registers with suitable diagram in 80386 microprocessor.8MAns.Segment descriptor cache registers in 80386 microprocessor.Descript ion 4MThese registers are not available for the users. These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS Every segment descriptor cache register is 72 bits long. Every segment descriptor cache register is 72 bits long. Every segment descriptor cache register holds a. 32 bits segment limit c. Other required segment attributes. The segment descriptor cache registers are not available for the users. They are invisible to users.Descript ion 4M								
Image: constraint of the segment descriptor cache registers and the segment descriptor cache registers in 80386 microprocessor.Image: constraint of the segment descriptor cache registers with suitable diagram in 80386 microprocessor.Ans.Segment descriptor cache registers: There are 6 segment descriptor cache registers in 80386 microprocessor.Describe the segment descriptor cache registers in 80386 microprocessor.Ans.Segment descriptor cache registers: There are 6 segment descriptor cache registers in 80386 microprocessor.Descript ion 4MEvery segment descriptor cache register is 72 bits long. Every segment descriptor cache register holds a. 32 bits segment limit c. Other required segment attributes. The segment descriptor cache registers are not available for the users. The segment descriptor cache registers are not available for the users. These registers are associated with the segments and the segment discription 4M		and for data cache access; therefore those instructions specifying both an ALU operation and a data cache access will require more than one clock in this stage. In EX all u-pipe instructions and all v- pipe instructions except conditional branches are verified for correct branch prediction. Microcode is designed to utilize both						
<ul> <li>(a) Describe the segment descriptor cache registers with suitable diagram in 80386 microprocessor.</li> <li>Ans. Segment descriptor cache registers: There are 6 segment descriptor cache registers in 80386 microprocessor.</li> <li>These registers are not available for the users.</li> <li>These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register is 72 bits long.</li> <li>Every segment descriptor cache register holds <ul> <li>a. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> <li>The segment descriptor cache registers are not available for the users.</li> </ul> </li> </ul>		to modify processor state and complete execution. In this stage v- pipe conditional branches are verified for correct branch prediction. All the registers and memory locations are updated in						
<ul> <li>(a) Describe the segment descriptor cache registers with suitable diagram in 80386 microprocessor.</li> <li>Ans. Segment descriptor cache registers: There are 6 segment descriptor cache registers in 80386 microprocessor.</li> <li>These registers are not available for the users.</li> <li>These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register is 72 bits long.</li> <li>Every segment descriptor cache register holds <ul> <li>a. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> <li>The segment descriptor cache registers are not available for the users.</li> </ul> </li> </ul>	4			16				
Ans.Segment descriptor cache registers: There are 6 segment descriptor cache registers in 80386 microprocessor.Descript ion 4MThese registers are not available for the users. These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS Every segment descriptor cache register is 72 bits long. Every segment descriptor cache register holds a. 32 bits segment base address b. 32 bits segment limit c. Other required segment attributes. The segment descriptor cache registers are not available for the users. The segment descriptor cache registers are not available for the users. The segment descriptor cache registers are not available for the users.	7.	(a)	Describe the segment descriptor cache registers with suitable					
There are 6 segment descriptor cache registers in 80386 microprocessor.Descript ion 4MThese registers are not available for the users. These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS Every segment descriptor cache register is 72 bits long. Every segment descriptor cache register holds a. 32 bits segment base address b. 32 bits segment limit c. Other required segment attributes. The segment descriptor cache registers are not available for the users.Descript ion 4M								
microprocessor.DescriptThese registers are not available for the users.DescriptThese registers are associated with the segments and the segmentregisters in 80386 i.e. CS,DS,ES,SS,FS,GSEvery segment descriptor cache register is 72 bits long.Every segment descriptor cache register holdsa. 32 bits segment base addressb. 32 bits segment limitc. Other required segment attributes.The segment descriptor cache registers are not available for the users.They are invisible to users.They are invisible to users.		Ans.	с <b>і</b> с					
These registers are not available for the users.Descript ion 4MThese registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GSDescript ion 4MEvery segment descriptor cache register is 72 bits long.Every segment descriptor cache register holds a. 32 bits segment base address b. 32 bits segment limit c. Other required segment attributes. The segment descriptor cache registers are not available for the users. They are invisible to users.Descript ion 4M								
<ul> <li>These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register is 72 bits long.</li> <li>Every segment descriptor cache register holds <ul> <li>a. 32 bits segment base address</li> <li>b. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> </ul> </li> <li>The segment descriptor cache registers are not available for the users.</li> <li>They are invisible to users.</li> </ul>			*					
<ul> <li>These registers are associated with the segments and the segment registers in 80386 i.e. CS,DS,ES,SS,FS,GS</li> <li>Every segment descriptor cache register is 72 bits long.</li> <li>Every segment descriptor cache register holds <ul> <li>a. 32 bits segment base address</li> <li>b. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> </ul> </li> <li>The segment descriptor cache registers are not available for the users.</li> <li>They are invisible to users.</li> </ul>			These registers are not available for the users.	-				
<ul> <li>Every segment descriptor cache register holds <ul> <li>a. 32 bits segment base address</li> <li>b. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> </ul> </li> <li>The segment descriptor cache registers are not available for the users.</li> <li>They are invisible to users.</li> </ul>			5	ion 4M				
<ul> <li>a. 32 bits segment base address</li> <li>b. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> <li>The segment descriptor cache registers are not available for the users.</li> <li>They are invisible to users.</li> </ul>			Every segment descriptor cache register is 72 bits long.					
<ul> <li>b. 32 bits segment limit</li> <li>c. Other required segment attributes.</li> <li>The segment descriptor cache registers are not available for the users.</li> <li>They are invisible to users.</li> </ul>								
c. Other required segment attributes. The segment descriptor cache registers are not available for the users. They are invisible to users.								
The segment descriptor cache registers are not available for the users. They are invisible to users.								
They are invisible to users.								
			They are invisible to users.					
The visible part is only 16 bits associated segment registers in the microprocessor.			The visible part is only 16 bits associated segment registers in the microprocessor.					



### SUMMER – 2019 EXAMINATION MODEL ANSWER


17627 Subject Code: **Subject: Advanced Microprocessor** Descriptors registers (loaded automatically) Segment registers  $\leftarrow 16$ Physical base address and segment limit Diagram Segment  $BITS \rightarrow$ (64 bits) attributes of segment (9 bits) CS descript Selector or cache SS Selector register Selector DS of 80386 Selector ES **4M** FS Selector Selector GS ← 32 bits base address → ← ----- 32 bits limit addr. → Visible to users Invisible to users When a selector is loaded, its associated segment descriptor cache register is automatically get loaded with the values from descriptor table. Either from LDT or GDT. In the real mode, only the base address is updated directly by shifting the selector values 4 bits to the left. In the protected mode, the base address, limit and all attributes are loaded. Base address is the 32 bits base address of the corresponding selected segment in the main memory. The limit is of 32 bits and shows the maximum size of the segment. The segment attributes have the access rights of segment like read/write permission, whether the segment address is mapped to physical memory, the descriptor privilege bits etc. Describe the concept of branch prediction implemented in **(b) 8M** Pentium in detail. Branch Prediction: The Pentium processor includes branch prediction Ans. logic to avoid pipeline stalls, if correctly, predict whether or not branch will be taken when branch instruction is executed if branch prediction is not correct recycle penalty is applicable to u pipeline & 4 cycle penalty Branch if branch is related to v pipeline. The branch instructions occur predictio frequently while running any application. These instructions change the n normal sequential control flow of the program and may stall the explanat pipelined execution in the Pentium system. Branches may be of two ion 4M types: Conditional branch and unconditional branch. In case of conditional branch, the CPU has to wait till the execution stage to



# SUMMER – 2019 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Subject Code:





# SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code:

	not taken predict "do not take branch" state-1 not taken	
	predict "take branch" state-2	
(c)	Describe the inter MMX architecture w.r.t. its data types & instruction set. (Note : the instruction sets of MMX are not expected in detail from students ,but the registers for the access to these instructions can be explained and shall be given marks)	8M
Ans.	<ul> <li>Instuction sets/ registers:</li> <li>There are 57 new SIMD instructions added to the instructions set of intel MMX for the support of the multimedia functions.</li> <li>For these instructions new 8 general purpose registers have been introduced.</li> <li>The description of which are as given below:</li> <li>In Pentium there are eight general purpose floating point registers in a floating point unit.</li> <li>Each of these eight registers are 80-bit wide for floating point operations, 64 bits are used for mantissa and rest of 16 bit for exponent.</li> <li>Intel MMX instructions use these floating point registers as MMX registers and used only 64 bit mantissa portion of these registers to store MMX operands.</li> <li>Thus MMX programmers virtually get new MMX registers each of 64bits.</li> <li>It is possible to use same set of registers as floating point registers and MMX register in the same program; it is preferable not to use them concurrently.</li> </ul>	intel MMX architect ure w.r.t. its data types 4M instructi on sets/regi sters 4M



### SUMMER – 2019 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

Subject Code:


		6. After a sequence of MMX instruction is executed, these registers				
		-				
		should be cleared by an instruction 'EMMS' which implies empty MMX stack.				
		7. The floating point users should use same instruction after executing				
		floating point instructions.				
		8. Although content switching between multimedia program				
		execution and floating point execution is permissible. It is not				
		recommended.				
		9. It is advisable that multimedia program developers should partition				
		MMX instruction into separate library routine.				
		Tag Bits 63 0				
		xx mm0				
		xx mm1				
		xx mm2				
		xx mm3				
		xx mm5				
		xx mm6				
		xx mm7				
		The MMX technology supports the following four data types.				
		1. Packed bytes-In this data types, eight bytes can be packed into one				
		64 bit quantity.				
		2. Packed word-Four words can be packed into 64 bit.				
		3. Packed double word-Two double words can be packed into 64 bit				
		4. One quadword-One single 64 bit quantity.				
5.		Attempt any TWO:	16			
	(a)	Mention design issues involved in the design of RISC processors.	<b>8M</b>			
		Describe any one issue in detail.				
		(Note: Any other valid issue shall be given marks)				
	Ans.	The design issues involved in the design of RISC processor are :				
		1. Register window	List design			
		2. Memory speed				
		3. Instruction latency	issues			
		4. Dependency	<i>2M</i>			
		1. Register Window :				
		The reduced hardware requirements of RISC processors leave				
		additional space available on the chip for the system designer. RISC				



# SUMMER – 2019 EXAMINATION MODEL ANSWER

#### Subject: Advanced Microprocessor

Subject Code: 1





### SUMMER – 2019 EXAMINATION MODEL ANSWER

# Subject: Advanced Microprocessor

Subject Code:

<ul> <li>2. Memory speed issue: Memory speed issues are commonly solved using caches. A cache is a section of fast memory placed between the processor and slower memory. When the processor wants to read a location in main memory, that location is also copied into the cache. Subsequent references to that location can come from the cache, which will return a result much more quickly than the main memory. Caches present one major problem to system designers and programmers, and that is the problem of coherency. When the processor writes a value to memory, the result goes into the cache instead of going directly to main memory. Therefore, special hardware (usually implemented as part of the processor) needs to write the information out to main memory before something else tries to read that location or before re-using that part of the cache for some different information.</li> <li>3. Instruction Latency issue: A poorly designed instruction set can cause a pipelined processor to stall frequently. Some of the more common problem areas are:</li> </ul>	
Highly encoded instructions such as those used on CISC machines that require complex decoders. Those should be avoided. Variable-	
length instructions which require multiple references to memory to fetch in the entire instruction. Instructions which access main memory (instead of registers), since main memory can be slow.	
Complex instructions which require multiple clocks for execution	
(many floating-point operations, for example.)Instructions which need to read and write the same register. For example "ADD 5 to register 3" had to read register 3, add 5 to that value, then write 5	
back to the same register (which may still be "busy" from the earlier read operation, causing the processor to stall until the register	
becomes available.) Dependence on single-point resources such as a condition code register. If one instruction sets the conditions in the condition code register and the following instruction tries to read	
those bits, the second instruction may have to stall until the first instruction's write completes.	
<b>4. Dependencies issues:</b> One problem that RISC programmers face is	
that the processor can be slowed down by a poor choice of	
instructions. Since each instruction takes some amount of time to store its result, and several instructions are being handled at the same	
time, later instructions may have to wait for the results of earlier	
instructions to be stored. However, a simple rearrangement of the	



# **SUMMER – 2019 EXAMINATION** MODEL ANSWER

Subject: Advanced Microprocessor       Subject Code: 17				
		instructions in a program (called Instruction Scheduling) can remove		
		these performance limitations from RISC programs.		
	(b)	List and explain features of Sun Ultra SPARC processor. (Any 8)	<b>8</b> M	
	Ans.	It contains an integer unit, a FPU and a optional coprocessor.		
		The 64 bits Ultra SPARC architecture has following features :		
		1. It has 14 stages non-stalling pipeline.		
		2. It has 6 execution units including two for integer, two for floating	Any	
		point, one for load/store and one for address generation units.	eight	
		3. It has a large number of buffers but only one load/store unit, it	features	
		dispatches them one instruction at a time from the instruction	of sun	
		stream.	ultra	
		4. It contains 32KB L1 instruction cache, 64KB L1 data cache, 2KB	<b>SPARC</b>	
		prefetch cache and 2 KB write cache. It also has 1MB on chip L2 cache.	processo r 1M	
		5. Like Pentium MMX it also contains the instructions to support	each	
		multimedia. These instructions are helpful for the implementation		
		of image processing codes.		
		6. One of the major limitations of SPARC system is its low speed		
		compared to most of the modern processors.		
		7. SPARC stores multi-byte numbers using BIG Indian format, i.e.		
		the MSB will be stored at the lowest memory address.		
		8. It supports a pipelined floating point processor. The FPU has 5		
		separate functional units for performing the floating point		
		operations. The floating point instructions can be issued per cycle		
		and executed by the FPU unit.		
		The source and data results are stored in 32 register files. Majority of		
		the floating point instructions have a throughput of one cycle and a		
		latency of three cycles. Although the single precision (32 bit) or		
		double precision (64 bit) floating point computations can be		
		performed by hardware, quad precision i.e. 128 bits operation can be		
		performed only in the software.		
	(c)	Distinguish between DOS and BIOS interrupts. (Any 8 points)	<b>8</b> M	
		(Note: Any other valid difference shall be given marks)		
	Ans.			



Т

#### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

#### SUMMER – 2019 EXAMINATION MODEL ANSWER

## Subject: Advanced Microprocessor

Τ

Subject Code: 17627

		Sr.	DOS	BIOS		
		<b>No.</b> 1	They are stored in memor	They are stored in system RO		
			y system	Μ		
		2	DOS interrupts provide DOS utilities	BIOS Interrupts provide basic IO utilities.	Any eight	
		3	They provide the interface between BIOS and Devices	They provide interface between hardware and DOS	points 1M each	
		4	DOS interrupt calls are a facility that operating systems and application programs use to invoke the facilities of the operating System	BIOS interrupt calls are a facility that operating systems and application programs use to invoke the facilities of the Basic Input/ Output System on computers.		
		5	They are stored in locations 00000H to 003FFH.	They are stored in locationsFE000H to FFFFFH.		
		6	They are int 21H, int 22h, int 23h etc	They are INT 10h, 14h, 16h,17h		
		7	DOS interrupts provide the functions like termination of program, disk read, disk write etc.	BIOS interrupts provide display functions, printer functions, keyboard functions.		
		8		Example : int 10h function 02h is used to locate the cursor on screen on some position		
(		A 44			1(	
6.	(a)	Explai	ot any FOUR: n the interrupt proc processor.	cessing sequence of X86	16 4M	
	Ans.	Interrupt processor: Interrupt processing sequence is as given below: When INT n instruction is executed: 1. The processor pushes flag register on stack then the contents of CS and IP register on stack				

2. It clears two flags TF (trap flag) and IE (Interrupt enable flag).



# **SUMMER – 2019 EXAMINATION** MODEL ANSWER

		MODEL AND					
Subject: Adva	anced M	icroprocessor	Subject Code: 17	627			
	IVT. 4. Inter corrections 5. The fill 5. The fill 6. All a fille 7. Final 8. It de 9. It cl 10. It a 11. Dec 12. Dec 13. If fe After th	rupt number (is called as inter- ect address of ISR in the IVT. interrupt number is multiplied that contains the addresses of 2 ADDRESS = Interrupt type x	rupt type) is used to find out the by 4 to get the address with the ISR. 4 Interrupt vector address is then to new address. push flag register on stack. earing interrupt flag. er. tore code segment in it. pushes IP in it.	Interrup t processi ng sequenc e 4M			
(b)				<b>4</b> M			
(0)	<b>Differentiate between Hardware &amp; Software interrupts. (any four)</b>						
Ans.	Sr.	Hardware interrupts	Software interrupts				
	No.						
	1	It is an unsynchronous event	It is synchronous event				
	2	It is requested by external	It is requested by executing				
		device or pin.	instruction.	Any			
	3	Program counter is not incremented	Program counter is incremented	four points			
	4		The micro processor does not	1M each			
		executes 2	execute any				
		acknowledgement cycles	acknowledgement cycle on				
		on the receipt of software interrupt	the receipt of software interrupt				
	5	It can be ignored or	It cannot be ignored or				
		masked except for TRAP.	masked				
	6	It has comparatively lower	It has highest priority among				
		priority	all the interrupts				
1 1	Î.						



Subject: Advanced Microprocessor

## MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

#### SUMMER – 2019 EXAMINATION MODEL ANSWER

Subject Code:

(c) Ans.	Comp points		CISC and RISC pro	cessor designs. (Any 4	4M
	Sr. No.		CISC	RISC	
	1	Acronym	It stands for 'Complex Instruction Set Computer	It stands for 'Reduced Instruction Set Computer'.	Any four points
	2	Definition	The CISC processors have a large set of instructions with many addressing nodes.	The RISC processors have a smaller set of instructions with few addressing nodes.	1M each
	3	Emphasis	Emphasis on hardware	Emphasis on software	
	4	Memory unit	It has a memory unit to implement complex instructions.	It has no memory unit and uses a separate hardware to implement instructions.	
	5	Program	It has a microprogramming unit.	It has a hard-wired unit of programming.	
	6	Time	Execution time is very high.	Execution time is very less	
	7	Design	It is an easy compiler design	It is a complex compiler design	
	8	Application s	Used in low end applications such as security systems, home automations, etc.	Used in high end applications such as video processing, telecommunications and image processing.	
(d)	(d) <b>Describe any four architectural features of Pentium 3 processor.</b> ( <i>Note: Any other significant features to be given marks</i> )			4M	
Ans.	Featur 1. Pen ECC(I	res of Pentiun tium III proces ERROR COI	n <b>3 processor:</b> ssor has 512KB full spee RRECTING CODE)	ed on chip L2 Cache with for high performance WS 98, WINDOWS NT,	



#### SUMMER – 2019 EXAMINATION MODEL ANSWER

## Subject: Advanced Microprocessor

Subject Code: 17627

	<ul> <li>2000, LINUX OS.</li> <li>2. PIII is incorporated with MMX technology.</li> <li>3. Dynamic execution, micro-architecture incorporates unique combination of multiple branch prediction, data flow analysis and speculative execution.</li> <li>4. The Pentium III processor has Multiple low power states.</li> <li>5. Pentium III is optimized for 32 bits applications running on advanced 32 bits OS.</li> <li>6. It has 32KB L1 cache divided as 16KB instruction cache and 16KB data cache.</li> <li>7. It has Quad quad word wide i.e. 256 bits cache data bus, ways set associative cache</li> <li>8. It provides improved cache hit rate.</li> <li>9. It supports Multiprocessor system.</li> <li>10. It Works on 1.0 GHz, 850, 800, 750, 700, 650 MHZ.</li> </ul>	Any four features 1M each
(e)	List and explain advantages of Pentium-2 processor over Pentium – Pro.	<b>4</b> M
Ans.	<ul> <li>Advantages of Pentium 2 processor over Pentium pro are as follows:</li> <li>1. Dynamic Execution Technology: ⇒ Dynamic execution incorporates the concepts of out-of-order and speculative execution. The Pentium II processor's implementation of these concepts removes the constraint of linear instruction sequencing between the traditional fetch and execute phases of instruction execution. Up to 3 instructions can be decoded per clock cycle. These decoded instructions are put into a buffer, which can hold up to 40 instructions. Instructions are executed from this buffer when their operands are available (versus instruction order). Up to 4 instructions can be executed per clock cycle.</li> <li>2. Super pipelining: ⇒The pipeline of the P6 processor family consists of approximately 12 stages, versus 5 for the Pentium processor and 6 for the Pentium processor to achieve about a 50% higher frequency than the Pentium processor on the same manufacturing technology. The sophisticated, two-level, adaptive training, branch prediction mechanism of the Pentium II processor is key to maintaining the efficiency of the super pipelined micro architecture.</li> </ul>	Any four advanta ges of Pentium -2 processo r over Pentium -Pro for IM each



#### SUMMER – 2019 EXAMINATION MODEL ANSWER

## Subject: Advanced Microprocessor

Subject Code:

	3. Dual Independent Bus (DIB) Architecture: $\Rightarrow$ This architecture	
	consists of two distinct buses emanating from the Pentium II	
	processor: the L2 cache bus and the system bus (used for memory	
	and I/O requests). The L2 cache bus speed scales with processor	
	frequency. For the Pentium II processor at 266 MHz, the L2 cache	
	bus operates at 133 MHz, which is twice the speed of Pentium	
	processor systems. The system bus for both processors runs at 66	
	MHz. The net result is that the Pentium II processor at 266 MHz	
	has about 3 times the peak bus bandwidth of the highest speed	
	Pentium processor system, which has but one bus running at a	
	peak of 66 MHz. Also, since speed of L2 cache accesses is one of	
	the more important system factors in determining overall	
	performance, system performance will scale well with higher	
	processor frequencies. Unlike the Pentium processor's system bus,	
	the Pentium II processor's system bus supports up to 8 outstanding	
	bus requests (4 per processor). This allows more parallelism	
	between processors and I/O, as well as supporting smooth	
	performance scaling to a 2 processor system.	
	4. High Performance Intel MMX Technology: $\Rightarrow$ Intel's MMX	
	media enhancement technology is a major extension of the Intel	
	Architecture that makes PCs into richer multimedia and	
	communications platforms. This technology introduces 57	
	instructions oriented to highly parallel operations with multimedia	
	and communications data types. These instructions use a technique	
	known as SIMD (Single Instruction, Multiple Data) to deliver	
	better performance for multimedia and communications	
	computation. Intel processors that provide MMX technology	
	support are fully compatible with previous generations of the Intel	
	Architecture and the installed base of software. $\Rightarrow$ To further	
	improve performance, the Pentium II processor, like the Pentium	
	processor with MMX technology, can execute 2 Intel MMX	
	instructions at a time.	
	5. Write Combining: $\Rightarrow$ The Write Combining technology of the P6	
	architecture can be used to achieve very high graphics I/O	
	performance. This feature combines multiple writes to a region of	
	memory (for example, a video controller's frame buffer) declared	
	as WC type into a single-burst write operation. This is well suited for the bus, which is optimized for burst transfers. The combining	
	also leads to burst writes of cache line sizes. These writes are	
	and reads to burst writes of cache file sizes. These writes are	



#### SUMMER – 2019 EXAMINATION MODEL ANSWER

## Subject: Advanced Microprocessor

Subject Code: 17

		<ul> <li>further combined by the chipset, leading to high throughput for graphics I/O. The result is enhanced multimedia performance, more realistic full-motion video, and realistic, fast graphics performance.</li> <li>6. Caches: ⇒ The Pentium II processor has 32 KB of non-blocking L1 cache, which is divided into a 16K instruction cache and a 16K data cache. Each of these caches runs at the processor frequency and provides fast access to heavily used data. ⇒ The Pentium II processor has a 512K L2 cache which is unified for code and data, and is non-blocking. There is a dedicated 64-bit bus to facilitate higher data transfer rates between the processor and the L2 cache.</li> <li>7. The floating-point pipeline supports the 32-bit and 64-bit IEEE 754 formats as well as the 80-bit format. The FPU is object codecompatible with the Pentium and 486 processor FPUs.</li> <li>8. The GTL+ (gunning trans-receiver logic) bus provides glue-less support for two processors, giving a cost-effective SMP (symmetric multiprocessing technology) solution. This can be used to significantly enhance OS and application performance in multithreaded or multitasking environments or for functional redundancy checking.</li> <li>9. Testing and Performance Monitoring Features: ⇒ Built InSelf Test (BIST) provides single stuck-at fault coverage of the microcode and large PLAs, as well as testing of the instruction cache, data cache, Translation Look a side Buffers (TLBs), and ROMs. ⇒ IEEE* 1149.1 Standard Test Access Port and Boundary Scan Architecture mechanism allows testing of the Pentium II processor through a standard interface. ⇒ Internal performance counters can be used for performance monitoring and event counting</li> <li>10. Pentium-II works on 233,266,333,350,400 and 450MHZ which is more than Pentium pro.</li> </ul>	
	( <b>f</b> )	Draw the diagram showing debug and test registers of 80386	<b>4M</b>
Ans.	Ans.	processor.	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

# SUMMER – 2019 EXAMINATION MODEL ANSWER

**Subject: Advanced Microprocessor** 

Subject Code: 17627

