

SUMMER – 19 EXAMINATION

Subject Name: Embedded System

Model Answer

Subject Code: 17626

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.				An	swer				Marking Scheme
1	19.	Attempt a	ny FIVE	of the fo	llowing •					20 M
-	a		•			plain the fu	nction of	each bit.		4 M
	Ans	TMOD SI	FR (TIM	IER MOI	DE SPEC	IAL FUNC	TION RI	EGISTEI	R):	Format : 2M
		D7	D6	D5	D4	D3 D	2 D1	D0		Explanation : 2M
		GATE	\mathbf{C}/\overline{T}	M1	M0	GATE	\mathbf{C}/\overline{T}	M1	M0	
			TIMER1 TIMER0							
				111			1 11	ILINO		
		Bit D7 and	l D3 (Ga	te):						
		It is interrupts		· <u> </u>	ner to cor	ntrol timer/c	ounter by	v external	hardware	
		If (hardware in	of external							



		_	ective timer/counter operation is dependent of hardware $\overline{INT1}$ and $\overline{INT0}$.	
	1			
		nd $D2(C/T)$:		
		d hence called	ency source for respective timer will be external clock as Counter.	
		0 input frequend hence called	ency source for respective timer will be internal clock as Timer.	
	Bit D5, I			
	T	hese bits decide	es the mode of respective timer or counter	
	M1	M0	Mode selected	
	0	0	mode 0 - 13 bit timer	
	0	1	mode 1 - 16 bit timer	
	1	0	mode 2 - 8-bit Auto-reload timer	
	1	1	mode 3 - 8-bit split timer	
b			ng modes available in 8051 with two examples each.	4 M
Ans	8051 sup 1. Im is s	Any four Addressing modes		
	Examples	S:		Each Addressing
	MOV A MOV R	Mode with correct example : 1M		
		-	Mode: In this addressing mode the operand/data is not ress is mentioned where it is situated.	
	Examples	s:		
		A,20H This in in an Accumul	astruction copies the content of internal RAM location lator	
		instruction copies the content of internal RAM location RAM location 30H		



	P3.2 P3.3	INT0 INT1	TCON.1 TCON.3	It is an external interrupt It is an external interrupt	It is low level or falling edge trigerred It is low level or falling edge trigerred	
	P3.1	TXD	SBUF	It is the transmit data pin for serial	Serial port in UART mode	
	P3.0	RXD	SBUF	It is the received data pin for serial	Serial port in UART mode	function ¹ / ₂ M
Ans	PIN	SYMBOL	SFR	SIGINIFICANCE	-	Each correct
c	List alter	mate function	ns of port	3 of 8051 microcontr	oller.	4 M
	The content of MOV bit address an Accum 4. Regiss specified Examples MOV ADE store 5. Indexe Code/RO Examples MOVC resultant content to MOVC A	ent of this add (X A, @DPT as of an extern hulator. ter Address in the registe (Y A, R ₅ This (Y A, R ₅ This (Y A, R ₂ This (Y A,	Iress is then R This inshal RAM, 7 ing Mode: r itself, her instruction to Accumul ng Mode: Memory. R This i address of r. This instruct	a copied into an Accur struction looks into D The content of this loo In this addressing n e specified register gives copies the data from 1 adds content of Accur ator. This addressing mod nstruction adds Accur f ROM and from the ction adds Accumula	PTR which provides 16- cation is then copied into node the operand/data is ves data directly.	
	address o	f the operand pointers which	l is not giv	en directly, rather ap	le as the name employed propriate register acts as	



	P3.4 P3.5	T 0 T 1	-	External timer / counter 0 External timer / counter 1	Input pin gives pulse to T0, register of the timer 0 to increase N by 1 Input pin gives pulse to T1, register of the timer 0 to increase	
	P3.6	WR	-	It is an external memory writer	by 1 Pulse it is an active low pulse	
	P3.7	RD	-	It is an external memory reader	Pulse whenever data from memory is read	
d	Draw lab	elled diagram	3 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4	rface 4 x 4 keyboard	Port 2	4 M Correct Diagram : 4M
e	State four	features of	embedde	ed systems and state	any four applications.	4 M
Ans	general-pu performan usability; system hat 2) Embed systems co more gene 3) The pro- firmware, with limite keyboard a	argose comp others may b rdware to be ded systems onsist of sma eral purpose ogram instru and are store ed computer and/or screer	outer for its that n have low simplified are not ll, compu- ections wr ed in read- hardware h.	multiple tasks. So nust be met, for rea or no performance i d to reduce costs. always standalone terized parts within a fitten for embedded only memory or Flas	cific task, rather than be a ome also have real-time asons such as safety and requirements, allowing the devices. Many embedded a larger device that serves a systems are referred to as sh memory chips. They run nory, small or non-existent	Any four feature & Application Each feature ½ M Each Application ½ M



	Applicat 1. Applic application satellites, 2. Embedd • M • B • E • E • R • W • M 3. Embedd Telephon 4. Embedd	ons like automobiles, telecomm computer networking and digital ded Systems in Automobiles and in lotor and cruise control system ody or Engine safety ntertainment and multimedia in car- Com and Mobile access obotics in assembly line Vireless communication lobile computing and networking lded Systems in Smart Cards, Miss e and banking Defense and aerosp	bedded systems are used in different nunications, smart cards, missiles, consumer electronics. in telecommunications r siles and Satellites Security systems bace Communication Computer Networking Displays and	
		lded Systems in Consumer Electro	onics Digital Cameras Set top Boxes	
f	Different	tiate between RTOS and Desktop	p operating system.	4 M
Ans	Sr.No.	RTOS	Desktop O.S.	Any four
	1	It has deterministic time response	Does not have deterministic time response	points Each point :
	2	Real time kernel	Generalized kernel	1M
	3	There is task deadline in RTOS	There is no task deadline	
	4	Memory required(footprint) is less	Memory required depends on version	
	5	Applications are compiled and linked together with RTOS	Applications are compiled separately from O.S.	
	6	It is used in embedded systems	It is used in general desktop Computer	



	7	It is more reliable	:	It is less reliable		
	X	e.g. RTLinux, VX Micro C/OSII	Works,	e.g. Windows, Linu	X	
g		vitero C/OSII	OC) in embedd	ed system.		4 M
	 SOC in Er SOC is a S processors System on Embedde Single pu A networ An encryy Cores f application Multiple Programm cores. Other log 	nbedded System System on Chip th and software. Chip Embeds for d processor GPP rpose processing k bus protocol co ption and decrypt for FFT and D is, Memories. standard source so mable logic devi tic and analog uni of SOC is single-of address GENERATOR PROCESSOR BSP RISC PROCESSOR	: hat has all need ollowing: or ASIP core, cores or multip re, ion functions co iscrete cosine olutions, called ice and FPGA ts.	ed analog as well as of le processor cores, ores, transforms for sign IP (Intellectual Proper (Field Programmable one:	nal processing rty) cores,	4 M Description: 4M Description without example can be given full marks.



	Attempt a	ny FOUI	R of the fo	ollowing					16 M
a	Describe a programm	•	assembler	[•] directiv	es used ir	assembly	y language	9	4 M
Ans	i) DB:- Da	Each directive							
	Syntax: LABEL: DB BYTE								
	Where byt ASCII forr The colon beginning There show								
	ii) EQU: E	Cauate	_	-		-			
	It is used to define constant without occupying a memory location.								
	Syntax: Name EOI	I Constar	nt						
	Name EQU Constant By means of this directive, a numeric value is replaced by a symbol. For e.g. MAXIMUM EQU 99								
	After this directive every appearance of the label —MAXIMUMI in the program, the assembler will interpret as number 99 (MAXIMUM=99).								
	iii) ORG:- Origin It is used to indicate the beginning of address.								
	Syntax:								
	ORG Address The address can be given in either hex or decimal there should be a space of at								
	least one character between ORG & address fields. Some assemblers use ORG should not begin in label field.								
	iv) END: This direct code anyth								
	This indicates to the assembler the end of the source file (asm). Once it encounters this directive, the assembler will stop interpreting program								
	into machi						merprem	ig program	
b	Draw the	format of	f IE SFR.	Explain	the funct	ion of eac	h bit.		4 M
Ans	IE (Interr	upt Enab	ole) SFR :						Format : 2M
	D7	D6	D5	D4	D5	D2	D1	D0	Explanation : 2M
	EA	X	ET2	ES	ET1	EX1	ET0	EX0	<u> </u>
	(MSB)	<u>ı</u>		<u>ı</u>	<u>I</u>	1	I	(LSB)	
	Bit D7 (EA) :								



 Bit D0 (EX0): It is External Interrupt (INT 0) Enable bit. If EX0 = 1 then interrupt is enabled. If EX0 = 0 then interrupt is disabled. Draw the diagram to interface DAC 0808 to 8051.Write the program in 	4 M
Bit D0 (EX0): It is External Interrupt ($\overline{INT 0}$) Enable bit.	
If $ET0 = 0$ then interrupt is disabled.	
If $ET0 = 1$ then interrupt is enabled.	
Bit D1 (ET0): It is Timer 0 Overflow Interrupt Enable bit.	
If $EX1 = 0$ then interrupt is disabled.	
If $EX1 = 1$ then interrupt is enabled.	
Bit D2 (EX1): It is External Interrupt ($\overline{INT 1}$) Enable bit.	
If $ET1 = 0$ then interrupt is disabled.	
If $ET1 = 1$ then interrupt is enabled.	
Bit D3 (ET1): It is Timer 1 Overflow Interrupt Enable bit.	
If $ES = 0$ then it is disabled.	
If $ES = 1$ then serial interrupt is enabled.	
Bit D4 (ES): It is Serial Interrupt Enable bit.	
Bit D5 (ET2): It is Enable bit for Timer (only for 8052.)	
Bit D6 'X': It is don't care bit.	
If EA=0 then all interrupts are disabled.	
	Bit D6 'X': It is don't care bit.Bit D5 (ET2): It is Enable bit for Timer (only for 8052.)Bit D4 (ES): It is Serial Interrupt Enable bit.If ES = 1 then serial interrupt is enabled.If ES = 0 then it is disabled.Bit D3 (ET1): It is Timer 1 Overflow Interrupt Enable bit.If ET1 = 1 then interrupt is enabled.If ET1 = 0 then interrupt is disabled.Bit D2 (EX1): It is External Interrupt ($\overline{INT 1}$) Enable bit.If EX1 = 1 then interrupt is enabled.If EX1 = 0 then interrupt is enabled.If EX1 = 1 then interrupt is disabled.Bit D1 (ET0): It is Timer 0 Overflow Interrupt Enable bit.If ET0 = 1 then interrupt is enabled.







	CJNE A,#0FFH,UP SJMP REPEAT MOV R2, #100 DJNZ R2, \$ RET	
d	Draw and explain the format of TCON register.	4 M
Aı	Format of TCON:	Format : 2M
	TCON.7 TCON.6 TCON.5 TCON.4 TCON.3 TCON.2 TCON.1 TCON.0	Explanation : 2M
	TF1TR1TF0TR0IE1IT1IE0IT0	
	 TF1 (TCON.7): Timer 1 overflows flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine. TR1 (TCON.6): Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF. TF0 (TCON.5): Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine. TR0 (TCON.4): Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 (TCON.3): External Interrupt 1 edge flag. Set by hardware when interrupt 1 edge flag. Set by hardware when interrupt is processed. IT1 (TCON.2): Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. IE0 (TCON.1): External Interrupt 0 edge flag. Set by hardware when External Interrupt 0 edge flag. Set by hardware when interrupt is processed. IT0 (TCON.0): Interrupt 0 type control bit. Set/cleared by software to Specify falling edge/low level triggered External Interrupt. 	



	e	Explain interprocess communication in RTOS.	4 M					
A	ns	Software is the basic building block of RTOS. Task is a simply subroutine. Task must be able to communicate with one another to coordinate their activities or to share the data. Kernel object is used for inter task/process communication. Kernel objects uses message queue, mail box and pipes, Shared Memory, Signal Function and RPC for inter task communication.	Correct explanation : 4M					
		Message queue: A message queue is a buffer like data structure, through which tasks and ISRs communicate with each other by sending and receiving messages and synchronize with data. It temporarily stores the message from a sender until the intended receiver is ready to read them. A message queue has queue control block, queue name, unique ID, memory buffers, a queue length. Kernel allocates the memory for message queue, ID, control block etc.						
		Mail box: In general, mailboxes are similar to message queues. Mail box technique for inter task communication in RTOS based system used for one-way messaging. The task/thread creates mail box to send the message. The receiver task can subscribe the mail box. The thread which creates the mail box is known as mailbox server. The others are known as client. RTOS has function to create, write and read from mail box. No of messages (limited or unlimited) in mail box have been decided by RTOS.						
		Pipes: Pipes are kernel objects used for unstructured data exchange between tasks facilities synchronization among tasks. Pipe provides a simple data transfer facility.						
		Shared Memory: Shared memory is simplest way of inter process communication. The sender process writes data into shared memory and receiver process reads data.						
		Signal Function: Operating system provides the signal function for messaging among task (process).						
		Remote Procedure Call (RPC) and Sockets: RPC is a mechanism used by process (task) to call the procedure of another process running on same or different CPU in the network. Sockets are used for RPC communication and establish full duplex communication between tasks.						
	f	State the function of the following:	4 M					
		(i)In Circuit Emulator(ICE)						
		(ii)Integrated Development Environment(IDE)						
		(iii)Target Board						



	(iv)Device programmer	
Ans	(i)In Circuit Emulator (ICE): In-circuit emulator (ICE) is one of the oldest embedded debugging tools, and is still unmatched in power and capability. It is only tool that substitutes its own internal processor for the one in the target system Using one of a number of hardware tricks, the emulator can monitor everything that goes on in this on-board CPU, giving a complete visibility into the target code's operation. The emulator is bridge between the target and workstation giving an interactive terminal peering deeply into the target and a rich set of debugging resources. ICE uses another circuit with a card that connects to target processor (circuit) through a socket.	Correct function 1M for each
	 (ii)Integrated Development Environment (IDE): An IDE is a software application that provides comprehensive facilities to computer programmers for software development. An IDE consists of: A source code editor. A compiler and or interpreter. Build automation tools A debugger. IDE is dedicated to a specific programming language, allowing a feature set that most closely matches the programming paradigms [model] of the language. IDE's typically present a single program in which all development is done. This program typically provides many features for authoring, modifying, compiling, deploying, and debugging software. 	
	(iii)Target Board:	
	a. In the embedded world, most programming work is done on a computer system on which all the programming tools run.	
	b. Only after the program has been written, complied assembled and linked it is moved to the final system. This is called the target system which is developed for customer.	
	c. The host computer is therefore called as the development processor and the final system developed is called as the target processor system.	
	d. In the development phase, the code of the application software has to be written in flash memory. These codes repeatedly written \setminus modified & tested using simulation & debugging tools till final phase (work according to specification)	
	e. Once the application software finally working they may down load to ROM instead of flash memory in the target system.	



	 (iv) Device programmer: a. Device Programmers download a binary machine program from the development processor memory into the target processor's memory. b. The software of the device programmer runs at the host system. The host system interconnects with socket & device programmer runs at the host system. The host system interconnects with socket & device programmer circuit through serial port. c. The selected device inserted into a socket at the device programmer circuits & burns the code by transferring bytes for each address. 	
	d. Once the processor has been programmed, the entire ES can be tested real time. For example, a car programmed with engine management system can be taken out for a ride.	
3	Attempt on FOUR of the following :	16 M
<u> </u>	Attempt any FOUR of the following : Explain task synchronization and mutual exclusion in RTOS.	4 M
Ans	 Task Synchronization :- Task Synchronization is essential for tasks to share mutually exclusive resources (devices, buffers, etc.) and/or allow multiple concurrent tasks to be executed (e.g. Task A needs a result from task B, so task A can only run till task B produces it). Task synchronization is achieved using mainly two types of mechanisms: a) Event Objects b) Semaphores a) Event objects: Event objects are used when task synchronization is required without resource sharing. They allow one or more tasks to keep waiting for a specified event to occur. Event object can exist either in triggered or non-triggered state. Triggered state indicates resumption of the task. b) Semaphores: A semaphore functions like a key that define whether a task has the access to the resource. A task gets an access to the resource when it acquires the semaphore. Other task synchronization methods are – Message queue. 	Task Synchroniz- ation : 2 M Mutual Exclusion : 2M



	• Dead lock.	
	• Mailboxes.	
	• Message Queues.	
	Mutual Exclusion:-	
	The easiest way for threads to communicate with each other is through shared data structures. This is especially easy when all threads exist in single address space and can reference global variables, pointers, buffers, linked lists, FIFOs etc.	
	When two or more task access shared resources without corrupting data is called Mutual Exclusion.	
	It can be performed in the following ways:	
	• Disabling the scheduler	
	• Disabling the interrupts	
	• By test and set operation	
	• Using semaphore	
b	State various steps in software development cycle of an embedded system.	4 M
Ans	Various steps involved in software development cycle are:-	Diagram : 2N Explanation 2M







	3. Debugging the codes with the help of tools via emulators	
	4. Programming microcontroller to build up the first prototype of the system	
	1) Writing Microcontroller Code Software Code for a microcontroller is written in a programming language of choice (often Assembler or C). This source code is written with a standard ASCII text editor and saved as an ASCII text file. Programming in assembler involves learning a microcontroller's specific instruction set (assembler mnemonics), but results in the most compact and fastest code. A higher level language like C is for the most part independent of a microcontroller's specific architecture, but still requires some controller specific extensions of the standard language to be able to control all of a chip's peripherals and functionality. The penalty for more portable code and faster program development is a larger code size (20%40% compared to assembler	
	2. Translating the Code Next the source code needs to be translated into instructions the microcontroller can actually execute. A microcontroller's instruction set is represented by "op codes". Op codes are a unique sequence of bits ("0" and "1") that are decoded by the controller's instruction decode logic and then executed. Instead of writing opcodes in bits, they are commonly represented as hexadecimal numbers, whereby one hex number represents 4 bits within a byte, so it takes two hex numbers to represent 8 Bits or 1 byte. For that reason a microcontroller's firmware in machine readable form is also called Hex-Code and the file that stores that code Hex-File. Assemblers, Compilers, Linkers and Librarians Assemblers or (C-) Compilers translate the human readable source code into "hex code" that represents the machine instructions (op codes)	
	3. Debugging the Code A debugger is a piece of software running on the PC, which has to be tightly integrated with the emulator that you use to validate your code. For that reason all emulator manufacturers ship their own debugger software with their tools, but also compiler manufacturers frequently include debuggers, which work with certain emulators, into their development suites.	
	4. OTP and Flash Programming It can't be stretched enough: A starter kit or emulators are no substitute for a production grade programmer. Using the microcontroller sockets on starter kit boards is ok to program one or two Samples in the lab, but those sockets cannot withstand hundreds or thousands of insertions. You will also find that starter kits do not include any sockets for surface mount devices, as those sockets are extremely expensive.	
c	Draw and explain the RAM structure of 8051.	4 M
Ans	RAM Structure of 8051:-	Diagram : 2M Explanation : 2M







	register that the 2, for Location 20H to table a this set register at these Howe single see the Location from to are bla for the Also re	ter Banks There are four register banks from 00H to 1FH. On power-up, ers R0 to R7 are located at 00H to 07H. However, this can be changed so be register set points to any of the other three banks (if you change to Bank example, R0 to R7 is now located at 10H to 17H). Bit-addressable ions The 8051 contains 210 bit-addressable locations of which 128 are at ons 20H to 2FH while the rest are in the SFRs. Each of the 128 bits from to 2FH have a unique number (address) attached to them, as shown in the above. The 8051 instruction set allows you to set or reset any single bit in the above. The 8051 instruction set allows you to set or reset any single bit in the banks from 00H to 1FH, you may only read or write a full byte (8 bits) se locations. wer, with bit-addressable RAM (20H to 2FH) you can read or write any bit in this region by using the unique address for that bit. We will later that this is a very powerful feature. Special Function Registers (SFRs) tons 80H to FFH contain the special function registers. As you can see the diagram above, not all locations are used by the 8051 (eleven locations ank). These extra locations are used by other family members (8052, etc.) the extra features these microcontrollers possess. mote that not all SFRs are bit-addressable. Those that are having a unique as for each bit.	
			4 14
d	i. ii. iii. iii. iv.	in the following 8051 instructions : SET B C SWAP A MOV 80H, 90H MUL AB	4 M
Aı	1s 1.	SET B C : - Set the CY bit of PSW register. This is Boolean instruction. After execution of this instruction CY bit will become 1.	For each instruction : 1M
	2.	SWAP A :- This instruction swaps bits 0-3 of the Accumulator with bits 4-7 of the Accumulator.	
	3.	MOV 80H, 90H : - This instruction moves the content of memory location 90H to memory location 80H.	
	4.	MUL AB: - Multiples the unsigned values of the Accumulator by the unsigned value of the "B" register. The least significant byte of the result is placed in the Accumulator and the most-significant-byte is	



	placed in the "B" register.	
e	Write program in "C" or assembly language to generate a square wave of 50% duty cycle on bit "0" of part 1.	4 M
Ans	Program to generate a square wave with 50% duty cycle:-	Calculation
	50% duty cycle so on time and off time is same. Assume square wave of 1khz so Ton and Toff will be 500μ sec	1M Program : 3M
	I/P clock = $(11.059 \times 10^6)/12 = 1000000 = 921.58$ KHz	
	$Tin = 1.085\mu$ sec	
	For 1 kHz square wave	
	Fout = 1 KHz	
	Ton= $1/1X \ 10^3$	
	$Ton = 1000\mu$ sec	
	Consider half of it = $Ton = 500\mu$ sec	
	N = Ton / Tin = 500/1.085 = 460.82	
	$65536-461 = (65075)10 = (FE33)_{16}$	
	NOTE: Students can consider any frequency with 50% duty cycle. Accordingly TH0 and TL0 will change. They can consider even timer 1.	
	ORG 0000	
	MOV TMOD,# 01H ; Mode 1,timer 0	
I	HERE : MOV TL0,# 33H ;Lower byte of timer 0	
	MOV TH0, # 0FF ;Higher byte of timer 0	
	CPL P1.0 ;toggle P 1.0	
	ACALL DELAY;	



	SJMP HERE;	
	SJWI HERE,	
	(delay using timer 0)	
	DELAY : SETB TR0 ;Start time 0	
	AGAIN : JNB TF0,AGAIN	
	CLR TR0 ;Stop timer 0	
	CLR TF0;	
	RET	
f	Draw labelled diagram to interface Analog to Digital converter (ADC)	4 M
	0808 to 0851.	
Ans	Interfacing of ADC with 8051:	Diagram :
		4M
	P1.0-1.7 P2.0 D0-D7 ADD A	Note : any
	P2.1 ADD B 8051 P2.2 ADD C	relevant
	P2.3 START ADC 0808 P2.4 ALE	diagram give marks
	P2.5 Output Enable P2.6 EOC	marks
4	Attempt any FOUR of the following :	16 M
a	With suitable example, describe the concept of device driver.	4 M
Ans	Device Driver :-	Concept : 3M
		Example : 1M
	• Embedded system hardware has devices which communicate through serial &	r
	parallel ports & buses, There also may be ports for real time voice and video	
	I/Os	
	• A device access is required for opening, connecting, binding, reading, and	
	writing, disconnecting or closing it. Processor accesses a device using the	
	addresses of device registers & buffers. These devices could be internal	
	devices, devices at the I/O ports, peripheral devices etc.	
	devices, devices at the 16 poins, peripheral devices etc.	
	 The concept of interrupt service routine is used to address & service the device I/Os and interrupts 	
	• The concept of interrupt service routine is used to address & service the	



	device driver function		
	does the interaction with sends control commands data.	nction used by a high level language programmer & device hardware & communicates data to the device, to the device & runs the codes for reading the device	
b		age program or c program for rotating stepper tion continuously using four sequence.	4 M
Ans			Program : 3M Comment : 1M
	Sjmp start		
	Org 0030h		
	Start: MOV SP,#30h		
	MOV A,#66H	;load step sequence	
	BACK: MOV P1,A	;issue sequence to motor	
	RRA	;rotate right clockwise	
	ACALL DELAY	;wait	
	SJMP BACK	;keep going	
	DELAY: MOV R2,#100		
	H1: MOV R3,#255		
	H2: DJNZ R3,H2		
	DJNZ R2,H1		
	RET		
	End		
c		quirement of RTOS in an embedded system.	4 M
Ans			Need : 2M Requirement:
	1. Scheduling, Synchro	nization: RTOS provides effective scheduling and	2M



synchronization techniques which enables deterministic behavior.
2. Fast Execution: it provides running the user threads in Kernel space so that they execute fast. RTOS also provides faster memory allocation.
3. Task Priority: Pre-emption, priority in heritance takes care of task priorities.
4. Short-interrupt latency and deadlines: Interrupt latency is equal to hardware delay to get interrupt signal to the processor plus time to complete the current instruction plus time executing system code in preparation for transferring execution the device interrupt handler.
Requirement of RTOS:
i) Reliability Embedded systems must be reliable. Depending on the application, the system might need to operate for long periods without human intervention. Different degrees of reliability may be required. For example, a digital solar-powered calculator might reset itself if it does not get enough light, yet the calculator might still be considered acceptable. On the other hand, a telecom switch cannot reset during operation without incurring high associated costs for down time. The RTOS in these applications require different degrees of reliability.
ii) Predictability Because many embedded systems are also real-time systems, meeting time requirements is key to ensuring proper operation. The RTOS used in this case needs to be predictable to a certain degree. The term deterministic describes RTOS with predictable behavior, in which the completion of operating system calls occurs within known timeframes.
iii) Performance This requirement dictates that an embedded system must perform fast enough to fulfill its timing requirements. Typically, the more deadlines to be met-and the shorter the time between them-the faster the system's CPU must be. Although underlying hardware can dictate a system's processing power, its software can also contribute to system performance. Typically, the processor's performance is expressed in million instructions per second (MIPS).
iv) Compactness Application design constraints and cost constraints help determine how compact an embedded system can be. For example, a cell phone clearly must be small, portable, and low cost. These design requirements limit system memory, which in turn limits the size of the application and operating system.



	ı			
	d Ans	systems; they must be able requirements. Depending or should be capable of addin systems and protocol stacks. State the features of microo Features of Microcontroller 3 1. 4 KB on chip program me 2. 128 bytes on chip data me 3. 8-bit data bus 4. 16-bit address bus 5. 32 general purpose registe 6. Two -16 bit timers T0 and 7. Five Interrupts (3 internal 8. Four Parallel ports each of total of 32 I/O lines	8051 mory (ROM or EPROM)). mory (RAM). ers each of 8 bits	4 M Each Feature : 1 M
		10. One 8-bit stack pointer		
	e	• • •	e program for the 8051 microcontroller to rs stored at memory location 20H and 21H. LSB) and 23H (MSB).	4 M
	Ans	Multiplication Program: ORG 0000H		Program : 3M Comment : 1M
		MOV A, 20H	; Get the first number	
		MOV B, 21H	; get the second number	
		MUL AB	; multiply first number with second number and results goes in A and B	
L				1



	-		1 1
		MOV 22H, A ; store LSB at 22h location	
		MOV 23H, B ; store MSB at 23 h location	
		END	
	f	Describe the functions of part 1 of 8051 microcontroller and also draw the internal structure of part 1.	4 M
	Ans	Read Vcc Internal Pull-up Bus P1.x Write Latch Internal Pull-up Internal Pull-up P1.x Pill-up Internal Pull-up Bus Pill-up Vrite Internal Internal Pull-up P1.x Pill-up Internal Pull-up P1.x Pill-up Internal Pull-up P1.x Pill-up Internal Pull-up P1.x Pill-up P1.x <th>Diagram : 3M Function :1M</th>	Diagram : 3M Function :1M
		input output port.	
5		Attempt any FOUR of the following :	16 M
	a	Draw the labelled diagram to interface 16 x 2 LCD to microcontroller 8051.	4 M







	Reset, with vector address 0x0000.	
	Reset	
	<u>Reset</u> is the highest priority interrupt, upon reset 8051 microcontroller start executing code from 0x0000 address.	
	Interrupts Memory Location	
	Reset 0000	
	Timer0 000B	
	Timer1 001B INT0 0003	
	INT1 0013 Serial com 0023	
	Serial com 0023	
	jumps to their vector address to serve the interrupt. For this, global and timer interrupt should be enabled. Serial interrupt 8051 has serial communication port and have related serial interrupt flags	
	(TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag	
C	(TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag get set.	4 M
c	(TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag	4 M
c Ans	(TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag get set.Draw the block diagram of embedded system. Explain various hardware	4 M Block
	 (TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag get set. Draw the block diagram of embedded system. Explain various hardware units. 	Block diagram : 21
	 (TI/RI). When the last bit (stop bit) of a byte is transmitted, TI serial interrupt flag is set and when last bit (stop bit) of receiving data byte is received, RI flag get set. Draw the block diagram of embedded system. Explain various hardware units. 	Block







processors are synchronized to obtain an optimum performance. Real time video processing and multimedia applications most often need a multiprocessor unit in the embedded system.

C. GPP core or ASIP core integrated into either an Application Specific IC [ASIC] or a Very Large Scale IC [VLSI] circuits or an FPGA core integrated with processors unit in a VLSI (ASIC) chip.

Power Source: An internal power source or charge pump is used in every system. An embedded system has to perform tasks continuously from power up to power off and may even be kept on continuously. For embedded system software a performance analysis during its design phase must also include the analysis of power dissipation during program execution and during standby.

<u>Clock Oscillator Circuit and Clocking units</u>: For the processing units, a highly stable oscillator is required and the processor clock out signal provides the clock for synchronizing all the system units.

<u>Reset Circuit, Power up reset and Watch dog timer:</u> A program that is reset and runs on a power up can be one of the following:

- \blacktriangleright A system program that executes from the start.
- \succ A system boot up program.
- ➤ A system initialization program.

The watch dog timer reset is used in control applications.

<u>Memories</u>: A system embeds the following in the internal ROM, PROM or in external ROM or PROM: boot up programs, initialization data, strings for an initial screen display or initial state of the system, the programs for the various tasks, ISR's and kernel. The system has RAM's for saving temporary data, stack and buffers that are needed during a program run. The system has flash memory for storing non-volatile results.

Input, Output and I/O ports, IO buses and IO peripherals: A system connects to the external physical devices and systems through parallel or serial I/O ports. Demultiplexers and Multiplexers facilitate communication of signals from multiple channels through a common path. A system often networks to the other devices and systems through an I/O bus like I²C bus, CAN, USB, ISA, EISA and PCI bus.

Interrupt Handler: A system must have interrupt handler mechanism for executing the ISR's in case of the interrupts from physical devices, systems and software exceptions.

LCD and LED displays: For displaying and messaging, the LCD matrix displays and LED arrays are used in a system. The system must provide



	necessary interfacing circuit and software for the output to LCD display controller and LED interfacing ports.	
	Keyboard: For inputs, a keyboard interface to a system. The system must provide necessary interfacing circuit and software to receive inputs directly	
	from the keys or through the controller.	4.54
d	What is a task in embedded system? What are various states of tasks?	4 M
Ans	<u>Task:</u> To achieve concurrency in real time application program, the application is decomposed into small, schedulable and sequential program units known as "Task." In real time context task is the basic unit of execution and is governed by three time critical properties; release time, deadline and execution time.	Define task : 1M Task States : 3M
	Task States: <u>Ready State:</u> When a task is first created and made ready to run, the kernel puts it into the ready state. In this state, the task actively competes with all other ready tasks for the processor's execution time. As Figure shows, tasks in the ready state cannot move directly to the blocked state. Task first needs to run so it can make a blocking call, which is a call to a function that cannot immediately run to completion, thus putting the task in the blocked state. Ready tasks, therefore, can only move to the running state. Because many tasks might be in the ready state, the kernel's scheduler uses the priority of each task to determine which task to move to the running state. For a kernel that supports only one task per priority level, the scheduling algorithm is straightforward-the highest priority task that is ready runs next. In this implementation, the kernel limits the number of tasks in an application to the number of priority levels. However, most kernels support more than one task per priority level, allowing many more tasks in an application. In this case, the scheduling algorithm is more complicated and involves maintaining a task-ready list. Some kernels maintain a separate task-ready list for each priority level; others have one combined list.	



	Task is initialized and enters the finite state machine.Task is unblocked but is not the inglest-priority taskTask is unblocked but is not the inglest-priority taskTask is unblocked due to a request for an unavailableBlockedBlockedTask is blocked due to a request for an unavailable resource.Running State: BlockedOn a single-processor system, only one task can run at a time. In this case, when a task is moved to the running state, the processor loads its registers with this task's context. The processor can then execute the task's instructions and manipulate the associated stack.As discussed in the previous section, a task can move back to the ready state, it is pre-empted by a higher priority task. In this case, the pre-empted task is put in the appropriate, priority-based location in the task-ready list, and the higher priority task is moved from the ready state to the running state.Unlike a ready task, a running task can move to the blocked state in any of the following ways:• By making a call that requests an unavailable resource, • By making a call that requests to wait for an event to occur, and • By making a call to delay the task is moved from the running state to the blocked state.Blocked State: The possibility of blocked states is extremely important in real- time systems because without blocked states, lower priority tasks could not run.	
e	If higher priority tasks are not designed to block, CPU starvation can result. Draw the format of PSW. Explain the function of each bit.	4 M
	-	Format : 1 M
Ans	The program status word (PSW) register is an 8-bit register. It is also referred to as the <i>flag register</i> . Although the PSW register is 8 bits wide, only 6 bits of it are used by the 8051.	Format : 1 M Bit functions : 3M



AC (auxiliary carry), P (parity), and OV (overflow).

The bits PSW.3 and PSW.4 are designated as RSO and RSI, respectively, and are used to change the bank registers. They are explained in the next section. The PSW.5 and PSW.1 bits are general-purpose status flag bits and can be used by the programmer for any purpose.

PSW.7	PSW.6	PSW.5	PSW.4	PSW.3	PSW.2	PSW.1	PSW.0
CY	AC	F0	RS1	RS0	0V		Ρ
						gister banl gister banl	
RS1	RS		egister Bank		Regist	er Bank S	tatus
0	0		0	-	Register I	Bank 0 is :	selected
0	0		0	_+	-	Bank 0 is : Bank 1 is :	
				-+ -+ -+	Register E		selected

CY, the carry flag

This flag is set whenever there is a carry out from the D7 bit. This flag bit is affected after an 8-bit addition or subtraction. It can also be set to 1 or 0 directly by an instruction such as "SETB C" and "CLR C" where "SETB C" stands for "set bit carry" and "CLR C" for "clear carry".

AC, the auxiliary carry flag

If there is a carry from D3 to D4 during an ADD or SUB operation, this bit is set; otherwise, it is cleared. This flag is used by instructions that perform BCD (binary coded decimal) arithmetic

P, the parity flag

The parity flag reflects the number of 1 s in the A (accumulator) register only. If the A register contains an odd number of Is, then P = 1. Therefore, P = 0 if A has an even number of Is.

OV, the overflow flag

This flag is set whenever the result of a signed number operation is too large, causing the high-order bit to overflow into the sign bit. In general, the carry flag is used to detect errors in unsigned arithmetic operations. The overflow flag is only used to detect errors in signed arithmetic operations.

	f	Write a program to unpack the 8 bit number using 8051 microcontroller	4 M
--	---	---	-----



		instructions using C or assembly language.	
	Ans	Assembly language Program:ORG 00HMOV R0,50H;get packed number from memory location 50HMOV A,R0;copy packed number to accumulatorANL A,#0FH; mask upper nibble of packed numberMOV 51H,A;save lower digit to 51HMOV A,R0;get packed number againANL A,#0F0H;mask lower nibble of packed numberSWAP A;exchange lower and upper nibblesMOV 52H,AEND	Any correct program : 4M
		C language Program:	
		<pre>#include <reg51.h> void main (void)</reg51.h></pre>	
		{	
		unsigned int x,y;	
		unsigned char mybyte = $0x29$;	
		x= mybyte & 0x0f; Mask lower 4 bits.	
		P1=x;	
		y= mybyte & 0xf0;Mask upper 4 bits.	
		y=y >> 4;Shift it to lower 4 bits.	
		P2 = y;	
		}	
6		Attempt any FOUR of the following :	16 M
	a	Write a program to toggle the LED connected to P1.7 on every occurrence of external interrupt INTO.	4 M
	Ans	ORG 0000H	Correct
		LJMP MAIN ; ISR for hardware external interrupt.	Program : 4M



	ORG 0003H SETB P1.7 ; Turn on the LED. MOV R0, 200 ; Delay WAIT: DJNZ R0, WAIT CLR P.7 ; Turn off the LED RETI ORG 30H	
	MAIN: SETB ITO MOV IE, #84H WAIT2: SJMP WAIT2 END	
b	Explain deadlock. How it can be avoided.	4 M
Ans		Deadlock : 3M Avoidance : 1M



	In this example, process 1 wants the resource 2 ex; scanner while holding the resource 1 ex: printer. Process 1 cannot proceed until both the printer and the scanner are in its possession. Process 2 wants the printer while holding the scanner. Process 2 cannot continue until it has the printer and the scanner. Because neither process 1 nor process 2 is willing to give up what it already has, the two tasks are now deadlocked because neither can continue. The simplest way to avoid a deadlock is for threads to: > Acquire all resources in the same order > Acquire the resources in the same order > Release the resource in the rever order	
c	Why 8051 is known as Boolean processor? Explain with suitable instructions.	4 M
An	 The 8051 instruction set is optimized for the one-bit operations so often desired in real-world, real-time control applications. The Boolean processor provides direct support for bit manipulation. This leads to more efficient programs that need to deal with binary input and output conditions inherent in digital-control problems. Bit addressing can be used for test pin monitoring or program control flags. It has its own 1 bit internal RAM of 16 bytes ranging from 20 H to 2F H which can be addressed at bit level. Also it has single bit manipulation instructions. For example, instructions for Boolean function are as given below: 	Boolean Processor : 2M Instructions : 2M
	(a) ORL P0, #1; Set P0.0	
	(b) XRL P0, #1; Toggle P0.0	
	(c) ANL C, P1.4; AND the bit on P1.4 with carry	



	(d) ANL C,! (P1.4); AND inverted bit on P1.4 with carry	
d	State various advantages and disadvantages of embedded systems.	4 M
Ans	Advantages:	Advantages : 2M
	a. Cost is low.	Disadvantages
	b. Small in size.	: 2M
	c. Highly reliable.	
	d. Operation is fast.	
	e. Easy for mass production.	
	f. Less interconnection.	
	g. Optimizes use of system resources.	
	h. Improves product quality.	
	Dis-Advantages:	
	a. Hard for maintenance as it is use and throw device.	
	b. No technological improvement.	
	c. Hard to take backup of embedded files.	
	d. Less power supply durability if it is battery operated.	
e	Draw the interfacing diagram of seven segment multiplexed display with	4 M
	8051 microcontroller.	







Mic	roprocessors	Microcontrollers	points : each
1	It is only a general purpose computer CPU	It is a micro computer itself	
2	Memory, I/O ports, timers, interrupts are not available inside the chip	tAll are integrated inside the microcontroller chip	
3	This must have many additional digital components to perform its operation	Can function as a micro computer without any additional components.	
4	Systems become bulkier and expensive.	Make the system simple, economic and compact	
5	Not capable for handling Boolean functions	Handling Boolean functions	
6	Higher accessing time required	Low accessing time	
7	Very few pins are programmable	Most of the pins are programmable	
8	Very few number of bit handling instructions	Many bit handling instructions	
9	Widely Used in modern PC and laptops	widely in small control systems	
E.g.	INTEL 8086,INTEL Pentium series	INTEL8051,89960,PIC16F877	