MAHARASHTRA

Subject Name: Microcontroller

fied)

Model Answer

Subject Code:

17534

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No.	Q.		Scheme
	N.		
Q. 1	a)	Attempt any THREE of the following:	12- Marks
	i)	Compare between microprocessor and microcontroller(any four)	4M

		10	3.0 ())
Sf. No	r'arameter	Mucroprocessor	Microcontroller
1. No. o	f instructions	Many instructions to read/	Few instruction to read/ write dat
used		write data to/ from external memory.	to/ from external memory
2. Memo	мy	Do not have inbuilt RAM or ROM.	Inbuilt RAM /or ROM
3. Regis	ters	Microprocessor contains general purpose registers,	Microcontroller contains general purpose registers, Stack pointer
	Sr. No 1. No. o used 2. Memo 3. Regis	Sr. Parameter No	Sr. No Parameter Microprocessor 1. No. of instructions used Many instructions to read/ write data to/ from external memory. 2. Memory Do not have inbuilt RAM or ROM. 3. Registers Microprocessor contains general purpose registers,

counter register

additional to that it contains

1M each

(Any four)

				Special Function Registers (SFRs) for Timer , Interrupt and serial communication etc.	
	4.	Timer	Do not have inbuilt Timer.	Inbuilt Timer	-
	5.	I/O ports	I/O ports are not available requires extra device like 8155 or 8255.	I/O ports are available	
	б.	Serial port	Do not have inbuilt serial port, requires extra devices like 8250 or 8251.	Inbuilt serial port	
	7.	Multifunction pins	Less Multifunction pins on IC.	Many multifunction pins on the IC	-
	8.	Boolean Operation	Boolean operation is not possible directly.	Boolean Operation i.e. operation on individual bit is possible directly	
	9.	Applications	General purpose, Computers and Personal Uses.	Single purpose(dedicated application), Automobile companies, embedded systems, remote control devices.	
i) Sta dia	te the gram.	difference between	Harvard and Von-Neuman	n architecture with suitable	 4M



Ans:	Sr. No.	Harvard architecture	Von-Neumann architecture	4M (Any
	1	Program memory Address CPU Address Address	CPU Address memory	four)1M each
	2	Harvard architecture uses physically separate memories for their instructions and data.	Von –Neumann architecture uses single memory for their instructions and data.	
	3	Requires separate and dedicated buses for instructions and data.	It requires single bus for instruction and data	
	4	Design is complicated.	Its design is simpler.	
	5	Instructions and data can be fetched simultaneously which increases the operation speed.	Instructions and data have to be fetched in sequential order which limits the operation speed.	
(iii)	Draw the f	format of PSW register of 8051	microcontroller and describe it.	4M
Ans:	PSW : Pro	ogram Status Word (Bit Addressal	ble)	Format:2M
	CY PS AC PS F0 PS RS1 PS RS0 PS OV PS F1 PS P PS CY: the ca 1. This fla 2. The fla 3. It can a where AC: the a • If there is clean arithmo 1. F0: Av 2. RS0, R 1. Th int	 W.7 Carry Flag. W.6 Auxiliary Carry Flag. W.5 Flag 0 available to the user for gene W.4 Register Bank selector bit 1 W.3 Register Bank selector bit 0 W.2 Overflow Flag. W.1 Flag F1 available to the user for gene W.0 Parity flag. Set/cleared by hardware of "1" bits in the accumulator. rry flag. ag is set whenever there is a carry ag bit is affected after an 8 bit add also be set to 1 or 0 directly by an SETB C stands for - set bit carry a uxiliary carry flag. e is a carry from D3 and D4 during red. This flag is used by instruction etic. ailable to the user for general purpersite to the user for general	eral purpose. eral purpose. e ach instruction cycle to indicate an odd/even number out from the D7 bit. ition or subtraction. instruction such as —SETB C and CLR C and CLR C for - clear carry. g an ADD or SUB operation, this bit is set; it ons that perform BCD (binary coded decimal) poses. e of the four register banks from	Description: 2M
	int 2. By	ernal RAM as given in the table. y writing zeroes and ones to these he used out of four registers ban	bits, a group of registers R0- R7	

	Internal RAM.			
	Det	D.CO.	Course in DAM	
	0	0	Bank 0 (00H- 07H)	
	0	1	Bank 1 (08H-0FH)	
	1	0	Bank2 (10H-17H)	
	1	1	Bank3 (18H-1FH)	
(iv)	 3. OV: the overflow This flag is large, causin general, the operations. The arithmetic op 4. P: Parity flag: register only. If the an even number of Explain the function (1)DB 	w flag set whenever the s ag the high-order carry flag is used the overflow flag perations. The parity flag he A register con of 1'	result of a signed number operation is too t bit to overflow into the sign bit. In d to detect errors in unsigned arithmetic g is only used to detect errors in signed reflects the number of 1s in the A (accumulator) tains an odd number of 1's, then P=1, P=0 if A has ectives	
	(2)EQU			4 M
	(3)ORG			
	(4)END			
Ans:	(1) DB			1M each
	DB:- (Define Byte)			
	Syntax: Label: DB B	yte		
	Where byte is an 8-b	it number represe	ented in either binary, Hex, decimal or ASCII form.	
	There should be at least	ast one space betw	veen label & DB. The colon (:) must be present after	
	label. This directive	can be used at the	should be at least one space between DP & a but	
	F g I OOKUP DB 3	0h 31h 32h 33h 3	4h 35h	
	(2)EOU	011,5111,5211,5511,5	+11,5511.	
	EOU: Equate			
	It is used to define co	nstant without occ	cupying a memory location.	
	Syntax: Label EQU N	Jumeric value		
	By means of this dire	ctive, a numeric v	value is replaced by a symbol. For e.g. MAXIMUM	
	EQU 99 After this di	rective every app	earance of the label —MAXIMUM in the program,	
	the assembler will int	erpret as number 9	99 (MAXIMUM=99).	
	(3) ORG			
	ORG:-ORG stands for	r Origin		
	Syntax: ORG Addres	SS		
	The ORG directive is	used to indicate t	he beginning of the address. The number that comes	
	after ORG can be ei	ther in hex or in	decimal. If the number is not followed by H, it is	

		 decimal and the assembler will convert it to hex. Some assemblers use —.ORG (notice the dot) instead of —ORG for the origin directive (4)END This directive must be at the end of every program meaning that in the source code anything after the END directive is ignored by the assembler. This indicates to the assembler the end of the source file. Once it encounters this directive, the assembler will stop interpreting program into machine code. e.g. END ; End of the program. 	
	(v)	Draw the control word format of 8255 for I/O mode	4M
	Ans:	Diagram: - Group A O7 D6 D5 D4 D3 D2 D1 D0 1 = NO Mode Port A Port A Mode Selection Port C (Lower PC3 - PC0) 1 = Mode 1 0 = Mode 0 Port C Port B 1 = Input 0 = Output Mode Selection 00 = Mode 1 Port C Port B 1 = Input 00 = Mode 1 Port C Port B 1 = Input 0 = Output Mode Selection Port C Port B 1 = Input 0 = Output 0 = Mode 1 Pc7 - Pc4) 0 = Output 0 = Output 0 = Output	4M
b)		Attempt any ONE of the following:	6M
	(i)	Draw the diagram to interface 2KB,external RAM with 8051 microcontroller,mention the pins during interfacing and describe in brief.	6M
	Ans:	Diagram:- $ \begin{array}{c} $	Diagram:3 M
		 Pins used in interfacing are 1.P0.0-P0.7- Lower order multiplexed address/data bus. It is used to carry lower order address in the first part of operation and data in the later part. 2.P2.0-P2.7-PORT 2: These are another set of bidirectional input port, they are used when 	Pins:1/2M each

MOV R3, B

HERE: SJMP HERE

Attempt any FOUR of the following: 16-Total 0.2 Marks Which are different types of Buses? State their features. **4M** a) **Types of Buses are** Types-Ans: 1.Address Bus **1M** 2.Data Bus **3.Control Bus Features: Features-**1.Address Bus 1M each Address bus is unidirectional i.e. bits flow in only one direction from the microcontroller to the peripherals. The microcontroller with its 16 address lines is capable of addressing2 ^16=65536(64K) memory locations. 2. Data Bus Draw the format of TCON SFR and explain each bit. **4M** b)

; move LSB to Reg.R3

	TCON SFR			
		(MSB)	(LSB)	
		TF1	TR1 TF0 TR0 IE1 IT1 IE0 IT0	
	Symbol	Position	Name and Significance	
	TF1	TCON.7	Timer 1 Overflow Flag. Set by hardware on timer/counter overflow. Cleared when interrupt processed.	Format:2 M
Ange	TRI	TCON.6	Timer 1 Run control bit. Set/cleared by software to turn timer/counter on/off.	Explanati
Ans:	TFO	TCON.5	Timer 0 Overflow Flag. Set by hardware on timer/counter overflow. Cleared when interrupt processed.	011.2111
	TRO	TCON.4	Timer 0 Run control bit. Set/cleared by software to turn timer/counter on/off.	
	1E1 -	TCON.3	Interrupt 1 Edge Flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.	
	IT1	TCON.2	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.	
	1E0	TCON.1	Interrupt 0 Edge Flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.	
c)	(ii)EA (iii)ALE (iy)PESET			4M
	(IV) KESE I			
•				
Ans:	 (i)PSEN 1.PSEN (prograves) 8031-based sy the OE pin of the	ram store e stem in wh the ROM. I al access).E o either Vc 4K bytes This selec pin is con ed to the ed to extern pin is conn latch enab	nable). PSEN is the read strobe for external Program Memory. In an ich an external ROM holds the program code, this pin is connected to PSEN is not activated for internal fetches. A is pin number 31 in the DIP packages. It is an input pin and must c or GND. It cannot be left unconnected. of Program Memory can be either in the on-chip ROM or in an tion is made by connecting EA pin. nected to Vcc, then addresses 0000H through 0FFFH are internal ROM and addresses 1000H through FFFFH are hal ROM. ected to Vss, then all address are directed to external ROM.	1M each
Ans:	 (i)PSEN 1.PSEN (prograves) 8031-based synthe OE pin of the OE pin of the	ram store e stem in wh the ROM. I al access).E o either Vc 4K bytes This selec pin is com ed to the ed to the ed to extem pin is conn latch enab accesses to s used for o hip.	nable). PSEN is the read strobe for external Program Memory. In an ich an external ROM holds the program code, this pin is connected to PSEN is not activated for internal fetches. A is pin number 31 in the DIP packages. It is an input pin and must c or GND. It cannot be left unconnected. of Program Memory can be either in the on-chip ROM or in an tion is made by connecting EA pin. nected to Vcc, then addresses 0000H through 0FFFH are internal ROM and addresses 1000H through FFFFH are hal ROM. ected to Vss, then all address are directed to external ROM.	1M each

	the phillips set at logic 0, the emp tand normany. When the obernator is running, setting the pr	-
	at logic 1 for more than two machine cycles will reset the microcontroller.	
d)	State four features of 8051 microcontroller.	4 M
Ans:	Features of 8051 micro controller are as follows:-	Any
	1) 8- bit data bus and 8- bit ALU.	Four:1
	2) 16- bit address bus – can access maximum 64KB of RAM and ROM.	each
	3) On- chip RAM -128 bytes (Data Memory [∥])	
	4) On- chip ROM – 4 KB (Program Memory)	
	5) Four 8-bit bi- directional input/output ports Four 8-bit bi- directional input/ output ports.	
	6) Programmable serial ports i.e. One UART (serial port)	
	7) Two 16- bit timers- Timer 0& Timer 1	
	8) Works on crystal frequency of 11 0592 MHz / 12 MHz	
	0) Has power saving and idle mode in microcontroller when no operation is performed	
	9) Has power saving and the mode in incrocontroller when no operation is performed.	
	10) Six interrupts are available: Reset, Two interrupts Timers i.e. Timer 0 and Timer 1, two	
	external hardware interrupts- IN10 and IN11, Serial communication interrupt for both receive	•
	and transmit	
e)	Draw the format of PCON register and explain function of each bit.	4M
Ans:	PCON : Power Control Register (Not Bit Addressable)	Forma
Ans:	PCON : Power Control Register (Not Bit Addressable) SMOD - - GF1 GF0 PD IDL	Forma 2 M
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1 2 and 3	Forma 2 M Explan
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used*	Forma 2 M Explan ion:
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used*	Forma 2 M Explation: 2M
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used* - PCON.4 Not implemented, reserved for futur used*	Forma 2 M Explation: 2M
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used* - PCON.4 Not implemented, reserved for futur used* - PCON.3 General purpose bit.	Forma 2 M Explan ion: 2M
Ans:	SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used* - PCON.4 Not implemented, reserved for futur used* - PCON.3 General purpose bit. GF0 PCON.2 General purpose bit.	Forma 2 M Explation: 2M
Ans:	PCON : Power Control Register (Not Bit Addressable) SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used* - PCON.4 Not implemented, reserved for futur used* GF1 PCON.3 General purpose bit. GF0 PCON.2 General purpose bit. PD PCON.1 Power Down bit. If set, the oscillator is stopped. A reset or an interrupt (83C154 and 83C154D only) can cancel this mode (Note 1).	Forma 2 M Expla ion: 2M
Ans:	PCON : Power Control Register (Not Bit Addressable) SMOD - - GF1 GF0 PD IDL SMOD PCON.7 Double baud rate bit. If SMOD = 1, the baud rate is doubled when the serial part is used in mode 1, 2 and 3. - PCON.6 Not implemented, reserved for futur used* - PCON.5 Not implemented, reserved for futur used* - PCON.4 Not implemented, reserved for futur used* - PCON.3 General purpose bit. GF1 PCON.2 General purpose bit. GF0 PCON.2 General purpose bit. PD PCON.1 Power Down bit. If set, the oscillator is stopped. A reset or an interrupt (83C154 and 83C154D only) can cancel this mode (Note 1). IDL PCON.0 IDLE bit. If set the activity CPU is stopped. A reset or an interrupt can cancel this mode (See Note 1).	Form: 2 M Expla ion: 2M

	Ans:	75	4M
		IF R7 IE R6 ID R5 IC R4 IB R3 IA R2	
		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		10 RO B051 microcastrollars OF R7 2F 7F 78 OE R6 2E 77 70 OD R5 2D 6F 68 OC R4 2C 67 60 OB R3 2B 5F 5B OA R2 2A 57 50 O9 R1 29 4F 48 O8 R0 28 47 40	
		07 R7 37 38 06 R6 26 37 30 05 R5 25 2F 28 04 R4 24 27 20 03 R3 23 1F 18 02 R2 22 17 10 01 R1 21 0F 08 00 R0 20 07 00 Working Registers	
Q.3		Attempt any THREE of the following:	12-Total Marks
	a)	Describe the function of following instruction of 8051 microcontroller.	4 M
		(i)MOV A,@Ri	
		(II)MOVX A,@DPTR (III)SWAP A	
		(iv)INC@ Ri	
-	Ans:	 (i) MOVA, @R0 This instruction moves the contents of memory location pointed by R0 to the Accumulator No of bytes : 1 Addressing mode: register indirect 	1 M each descripti on
-	Ans:	 (i) MOVA, @R0 This instruction moves the contents of memory location pointed by R0 to the Accumulator No of bytes : 1 Addressing mode: register indirect No flags affected Example: MOV R0, #40H ; R0=40H(internal RAM address) MOV A,@R0 ; 40H= 25H(Value present in internal memory pointed by R0) ; A = 25H 	1 M each descripti on

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -)ARD OF TECHNICAL EDUCATION fied)

(F *)			

MOV A, @DPTR : 2000H=0BH : A-0BH iii SWAP A This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits 4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times. No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H : A= 59H (0101 1001 in binary) (v) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Rib y 1. Example: MOV R0, # 40H : R0 =40H(Sets the memory pointer) :40H = 05H; Increments contents pointed by R0 by 1 List any two instructions of following addressing modes. 4M (i)Immediate addressing (iii)Direct addressing mode: 1)MOV R 4, #25H; Load 25H into R 2)(MOV R2, #35H; Load 25H into R 2)(MOV R2, *4M eve contents of register R5 to contents of A (accumulator) 2)(MOV R2, *6H volve contents of ACM location 40H in R0. 2) ADD A, 5DH ; Add contents of register R5 to content softer essult in Accumulator. 1M each addi addi addi (ii) Register Addressing mode: 1) MOV R A, *(A + Addressing mode: 1) MOV R A, *(A + Addressing mode: 2) ADD A, 5DH ; Add contents of memory location 50H & accumulator & store result in Accumulator. exam 2) MOVC A, @A+PCR e) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H. Store result in memory location 70H 4M		Example: MOV DPTR, # 2000H : DPTR = 2000H(external RAM address)				
iii) SWAP A (iii) SWAP A This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits 4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times. No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H :A= 95H (1001 1001 in binary) SWAP A :A= 95H (1001 0101 in binary) (iv) INC @Ri :Re = 40H(Sets the memory pointer) :40H = 05H; Increments contents pointed by R0 by 1 :40H = 05H; Increments contents pointed by R0 by 1 :40H = 06H; :Increments contents pointed by R0 by 1 :40H = 06H; :Increments contents pointed by R0 by 1 :40H = 06H; :Increments contents pointed by R0 by 1 :40H = 06H; :NO e@R0 informediate addressing iiii) (ii) Inmediate addressing mode: 1M (iii) Mov a, #25H; Load 25H into A 2MOV R2, #05H; :Load 05H into R2 (iii) Register Addressing mode: 1 1) MOV R0, #0H; :Rd examulator to R2 iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii		MOV A, @DPTR ; 2000H=0BH				
(iii) SWAPA This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits 4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times. No of bytes: byte Addressing mode: register specific Example: MOV A, #59H SWAPA : A= 95H (1001 1001 in binary) SWAPA : A= 95H (1001 0101 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H (iV) INC @Ri : Increments contents pointed by R0 by 1 : 40H = 05H; INC @Ri : Increments contents pointed by R0 by 1 : 40H = 06H (After execution) 4M (i) Immediate addressing (iii) (iiii)Direct addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2, #05H ; Load 25H into R2 (iii)Direct Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A0H JH; Save contents of RAM location 40H in R0. 2) ADD A,		; A=0BH				
This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits 4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times. No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H :A=59H (0101 1001 in binary) SWAP A :A=95H (1010 1011 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H :R0 =40H(Sets the memory pointer) :40H = 05H; INC @R0 : Increments contents pointed by R0 by 1 .40H =06H (After execution) 4M (i)Immediate addressing 4M (ii)Oldex addressing mode: 1.M (iii)Direct addressing mode: 1.M (i)MOV A, #35H : Load 25H into A 2.MOV R2, # SI + Load 25H into A 2)MOV R2, # SI + Load 25H into A 2.MOV R2, # SI + Load 25H into A 2)MOV R2, # Add the contents of register R5 to contents of A (accumulator) add 2)MOV R2, # Add the contents of RAM location 40H in R0. 1 Mar 1) MOV C A, @A-DPTR MoVC A, @A-DPTR MOVC C, @A-DPTR MOVC A, @A-APTR MOVC C, @A-APDTR MOVC A, @A-APTR MOVC A, @A+P		(iii) SWAP A				
4-7 ic. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing "RR A" or "RL A" four times. No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H :A = 95H (1001 1001 in binary) (iv) INC @Ri :A = 95H (1001 0101 in binary) (iv) INC @Ri : A = 95H (1001 0101 in binary) (iv) INC @Ri : A = 95H (1001 0101 in binary) (iv) INC @Ri : (A = 95H) <li (a="9100000000000000000000000000000000</th"><th></th><th>This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits</th><th></th>		This instruction interchanges bits 0-3 i.e. lower nibble (D0-D3) of the Accumulator with bits				
"RR A" or "RL A" four times. No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H :A = 59H (1001 1001 in binary) SWAP A :A = 59H (1001 1001 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H :R0 = 40H(Sets the memory pointer) :40H = 05H; INC @R0 INC @R0 : Increments contents pointed by R0 by 1 :40H = 06H (After execution) 4M (i)Immediate addressing 4M (i)Immediate addressing mode: 1 M (iii)Direct addressing mode: 1 M 1/MOV A, #25H : Load 25H into A each 2/MOV R2, #05H : Load 05H into R2 00 (ii) Register Addressing mode: 1 M 1/MOV R2, #26H : Add contents of register R5 to contents of A (accumulator) 3MOW R2, A; Move contents of RAM location 40H in R0. 2/MOV R2, A; Move contents of RAM location 40H in R0. 1 Mar 1/ MOV CA; @A+PDTR 00C is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator. (iv) Indexed Addressing mode: 1 00C </th <th></th> <th>4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing</th> <th></th>		4-7 i.e. upper nibble (D4-D7) of the Accumulator. This instruction is identical to executing				
No of bytes: 1 byte Addressing mode: register specific Example: MOV A, #59H :A = 95H (1001 1001 in binary) SWAP A :A = 95H (1001 0101 in binary) (iv) INC @Ri :A = 95H (1001 0101 in binary) These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H Example: MOV R0, # 40H : R0 = 40H(Sets the memory pointer) :40H = 05H; INC @R0 : increments contents pointed by R0 by 1 :40H = 06H (After execution) List any two instructions of following addressing modes. 4M (i)Immediate addressing iiii(i)Immediate addressing mode: 1M (ii)Register addressing mode: 1M :add 1)MOV A, #25H ; Load 25H into A add add 2)MOV R2, #05H ; Load 05H into R2 iiii) Breet Addressing mode: iiii) Direct Addressing mode: 1)MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) MOV R2, A; Move contents of RAM location 50H & accumulator & store result in Accumulator. example: (iv) Indexed Addressing mode: 1) MOV C A, @A+DPTR more MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator. iiiiiiiiiiiiiiiiiiiiii		"RR A" or "RL A" four times.				
Addressing mode: register specific Example: MOV A, #59H :A=59H (1001 1001 in binary) SWAP A :A=95H (1001 0101 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H :R0 = 40H (Sets the memory pointer) ::40H = 05H; INC @R0 : Increments contents pointed by R0 by 1 :40H = 06H (After execution) List any two instructions of following addressing modes. (i)Immediate addressing (ii)Ourcet addressing mode Ans: (i) Immediate addressing mode: 1)MOV A, #25H : Load 25H into A :2)MOV R2, #05H : Load 05H into R2 :2)MOV R2, #05H : Load 05H into R2 :0)MOV R2, #05H : Coad 05H into R2 :0)MOV R2, #05H : Save contents of register R5 to contents of A (accumulator) :2)MOV R2, A; Move contents of Read for the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator. (iv) Indexed Addressing mode: 1) :1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumula		No of bytes: 1 byte				
Example: MOV A, #59H :A = 59H (0101 1001 in binary) SWAP A :A = 95H (1001 0101 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H :R0 = 40H(Sets the memory pointer) :40H = 05H; increments contents pointed by R0 by 1 INC @R0 :Increments contents pointed by R0 by 1 .40H = 06H (After execution) 4M (i)Immediate addressing 4M (ii)Register addressing mode 4M (ii)Register addressing mode 1 M Ans: (i) Immediate addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2, #205H ; Load 25H into R2 1 M (iii) Register Addressing mode: 1)ADD A, S2; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, #205H; J, Cad 05H into R2 Mar one (iii) Direct Addressing mode: 1) MOV R0, 40H; save contents of RAM location 40H in R0. 2) MOV R0, a (Add contents of memory location 50H & accumulator & & store result in Accumulator. (iv) Indexed Addressing mode: 1) MOV R0, a (A+PPTR Mar one (i) Indexed Addressing mode: 1) MOV C is a move instruction, which moves data from the external code memory space. The address operand in this example is formed to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address a		Addressing mode: register specific				
SWAP A ; A= 95H (1001 0101 in binary) (iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H ; R0 = 40H(Sets the memory pointer) :40H = 05H; INC @R0 ; Increments contents pointed by R0 by 1 :40H = 05H; INC @R0 ; Increments contents pointed by R0 by 1 :40H = 06H (After execution) (i)Immediate addressing (ii)Register addressing mode: (iii)Direct addressing mode: 1)MOV A, #25H; Load 25H into A 2)MOV R2,#35H; Load 25H into A 2)MOV R2,#35H; Load 25H into R2 (ii) Register Addressing mode: 1)AD A, R5; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A; Move contents of RAM location 40H in R0. 2) ADD A, 50H; Add contents of memory location 50H & accumulator & & store result in Accumulator. (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC S, @A+PC (iv) MovC A, @A+PC (iv) MovC A, @A+PC (iv) MovC A, @A+PC		Example: MOV A, #59H ;A= 59H (0101 1001 in binary)				
(iv) INC @Ri These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H ; R0 =40H(Sets the memory pointer) .40H = 05H; INC @R0 ; Increments contents pointed by R0 by 1 .40H = 06H (After execution) 4M (i)Immediate addressing 4M (ii)Immediate addressing mode: 1 (iv)Index addressing mode 4M (iv)Index addressing mode 1M (i) Immediate addressing mode: 1 (i) MOV A, #25H ; Load 25H into A 3MOV R2, #05H ; Load 05H into R2 (ii) Register Addressing mode: 1 (i) MOV R0, 40H ; Save contents of register R5 to contents of A (accumulator) 3MOV R2, A; Move contents of RAM location 40H in R0. (iv) Indexed Addressing mode: 1 Mar (iv) Indexed Addressing mode: 1 Mar (iv) MOV R0, 40H ; Save contents of RAM location 40H in R0. exam (iv) Indexed Addressing mode: 1 Mar (iv) Indexed Addressing mode: 1 MOV CA, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to th		SWAP A ; $A = 95H (1001 \ 0101 \ in \ binary)$				
These instruction increments indirect RAM by 1. It increments the contents of memory location pointed by Ri by 1. Example: MOV R0, # 40H ; R0 =40H(Sets the memory pointer) ;40H = 05H; INC @R0 ;1NC @R0 ; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents pointed by R0 by 1 ;40H = 05H; Increments contents of notes ;40H = 05H; Increments ;40H = 06H (After execution) 4M (i)Immediate addressing mode: 1 (ii)Direct addressing mode: 1 1)MOV A, #25H ; Load 25H into A 2 2)MOV R2, A; Move contents of register R5 to contents of A (accumulator) 3 2)MOV R2, A; Nove contents of RAM location 40H in R0. 9 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator. (iv) Indexed Addressing mode: 1) MOV CA, @A+PTR MOVC A, @A+PTR MOVC A, @A+PTR		(iv) INC @Ri				
location pointed by R1 by 1. Example: MOV R0, # 40H ; R0 =40H(Sets the memory pointer) ;40H = 05H; INC @R0 ; Increments contents pointed by R0 by 1 ;40H =06H (After execution) 4M (i)Immediate addressing 4M (i)Immediate addressing 4M (ii)Register addressing mode 1 M Ans: (i) Immediate addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2,#05H ;Load 25H into R2 (ii) Register Addressing mode: 1)ADD A, S5; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A ; Move contents of Accumulator to R2 (ii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of remory location 50H & accumulator & store result in Accumulator. exam (iV) Indexed Addressing mode: 1) MOV C a, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR		These instruction increments indirect RAM by 1. It increments the contents of memory				
Example: MOV R0, # 40H ; R0 = 40H(Sets the memory pointer) :40H = 05H; INC @R0 ; Increments contents pointed by R0 by 1 :40H = 06H (After execution) 4M (i)Immediate addressing 4M (i)Immediate addressing 4M (ii)Register addressing mode 1 Ans: (i) Immediate addressing mode: 1 1)MOV A, #25H ; Load 25H into A addit 2)MOV R2,#05H ; Load 25H into R2 (ii) Register Addressing mode: 1 1)ADD A, 85 ; Add the contents of register R5 to contents of A (accumulator) addit 2)MOV R2, A ; Move contents of Accumulator to R2 (iii) Direct Addressing mode: 0ne 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 0ne exam 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator. adding the content of the DPTR register to the Accumulator. exam 1) MOVC A, @A+DPTR MOVC A, @A+APTR MOVC A, @A+APTR MOVC A, @A+APTR MOVC A, @A+APTR MOVC A, @A+APTR Adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOV C A,		location pointed by Ri by I.				
intermediate intermediate <td< th=""><th></th><th>Example: MOV RU, $\#$ 40H ; RU =40H(Sets the memory pointer)</th><th></th></td<>		Example: MOV RU, $\#$ 40H ; RU =40H(Sets the memory pointer)				
INC. @RO ; increments contents pointed by K0 by 1 ;40H =06H (After execution) 4M (i)Immediate addressing 4M (i)Immediate addressing 4M (ii)Register addressing 1 (iii)Direct addressing mode 1 Ans: (i) Immediate addressing mode: 1 1)MOV A, #25H ; Load 25H into A each 2)MOV R2,#05H ; Load 05H into R2 1 (ii) Register Addressing mode: 1 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, #00H ; Save contents of RAM location 40H in R0. 9 2) MDV R2, A : Move contents of RAM location 40H in R0. 0 9 9 1) MOV C is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC 4M c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. 4M		;40H = 05H;				
ii) List any two instructions of following addressing modes. 4M (i)Immediate addressing 4M (ii)Register addressing 1 (iii)Direct addressing mode 1 Ans: (i) Immediate addressing mode: 1 1)MOV R, #25H; Load 25H into A 2 2)MOV R2,#05H; Load 05H into R2 1 (ii) Register Addressing mode: 1 1)ADD A, R5; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A; Move contents of Accumulator to R2 (iii) Direct Addressing mode: 1 Mar 1) MOV R0, 40H; Save contents of RAM location 40H in R0. 2 2) ADD A, SOH; Add contents of memory location 50H & accumulator & store result in Accumulator. (iv) Indexed Addressing mode: 1) MOV C is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the as the index address. 2) 2) MOVC A, @A+PC (iii) memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. 4M		$\frac{1}{100} \text{ (WKU)} \qquad \text{; increments contents pointed by KU by I}$				
List any two instructions of following addressing modes. 4M (i)Immediate addressing 4M (i)Immediate addressing 1 (ii)Direct addressing mode 1 Ans: (i) Immediate addressing mode: 1 1)MOV A, #25H ; Load 25H into A addn 2)MOV R2,#05H ;Load 05H into R2 addn (ii) Register Addressing mode: 1 M 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) ng (2)MOV R2,#05H ;Load 05H into R2 Mar (iii) Direct Addressing mode: one 1) MOV R0, 40H ; Save contents of Accumulator to R2 one (iii) Direct Addressing mode: one 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. exam 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator. exam (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC c) Write assembly language program to find sum of 5 numbers stored in intern		;40H = UOH (AITER execution)	47.4			
i)(i)Immediate addressing (ii)Register addressing and (iii)Direct addressing mode1 MAns:(i) Immediate addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2,#05H ;Load 05H into R2 (ii) Register Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, 4 ; Move contents of Accumulator to R2 (iii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator.1 M each addm ng (Mar one exam(iv) Indexed Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator.1 Move A, @A+DPTR MOVC A, @A+DPTR MOVC A, @A+DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4 Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4 M		List any two instructions of following addressing modes.	4M			
b)(ii)Register addressing (iii)Direct addressing and (iv)Index addressing mode1 M each addiAns:(i) Immediate addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2,#05H ;Load 05H into R2 (ii) Register Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, 4 ; Move contents of Accumulator to R2 (iii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator. (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M		(i)Immediate addressing				
(iii)Direct addressing and (iv)Index addressing mode1 M each addAns:(i) Immediate addressing mode: 1)MOV A, #25H ; Load 25H into A 2)MOV R2, #05H ;Load 05H into R2 (ii) Register Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A ; Move contents of Accumulator to R2 (ii) Direct Addressing mode: 1) MOV A, #20H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator.1 M each add mg (Mar one exam(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M	b)	(ii)Register addressing				
(iv)Index addressing mode 1 M Ans: (i) Immediate addressing mode: 1 M 1)MOV A, #25H ; Load 25H into A each 2)MOV R2,#05H ;Load 05H into R2 adding (ii) Register Addressing mode: ng (1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) mg (2)MOV R2, A ; Move contents of register R5 to contents of A (accumulator) mg (2)MOV R0, 40H ; Save contents of RAM location 40H in R0. exame 2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator. one (iv) Indexed Addressing mode: n n 1) MOVC A, @A+DPTR MOVC A, @A+DPTR move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4 M Ans: Program for addition of five 8 bit nos. 4 M		(iii)Direct addressing and				
Ans:(i) Immediate addressing mode:1 M1)MOV A, #25H ; Load 25H into Aeach2)MOV R2,#05H ;Load 05H into R2addu(ii) Register Addressing mode:i)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator)2)MOV R2, A ; Move contents of Accumulator to R2(iii) Direct Addressing mode:1) MOV R0, 40H ; Save contents of RAM location 40H in R0.one2) ADD A,50H ; Add contents of memory location 50H & accumulator & store result in Accumulator.exam(iv) Indexed Addressing mode:1) MOVC A, @A+DPTRMOVC A, @A+DPTRMOVC as a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M		(iv)Index addressing mode				
1)MOV A, #25H ; Load 25H into A 2)MOV R2,#05H ;Load 05H into R2each addu addu(ii) Register Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A ; Move contents of Accumulator to R2mg (Mar one(iii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator.exam(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M	Ans:	(i) Immediate addressing mode:	1 M			
2)MOV R2,#05H ;Load 05H into R2addition(ii) Register Addressing mode:addition1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator)addition2)MOV R2, A ; Move contents of Accumulator to R2Mar(iii) Direct Addressing mode:one1) MOV R0, 40H ; Save contents of RAM location 40H in R0.exam2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator.exam(iv) Indexed Addressing mode:1) MOVC A, @A+DPTRMOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M		1)MOV A, #25H ; Load 25H into A	each			
(ii) Register Addressing mode: 1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A ; Move contents of Accumulator to R2 (iii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator. (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4M		2)MOV R2,#05H ;Load 05H into R2	addressi			
1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator) 2)MOV R2, A ; Move contents of Accumulator to R2Ing (Mar (iii) Direct Addressing mode: 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator.exam(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4 M		(ii) Register Addressing mode:	ng (1/2			
2)MOV R2, A ; Move contents of Accumulator to R2 Image: 1 (iii) Direct Addressing mode: 0ne 1) MOV R0, 40H ; Save contents of RAM location 40H in R0. exam 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator. exam (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4 M Ans: Program for addition of five 8 bit nos. ORG 0000H 4 M		1)ADD A, R5 ; Add the contents of register R5 to contents of A (accumulator)	lig (72			
(iii) Direct Addressing mode:one1) MOV R0, 40H ; Save contents of RAM location 40H in R0.exam2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator.exam(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4 M		2)MOV R2, A ; Move contents of Accumulator to R2	Wark for			
1) MOV R0, 40H ; Save contents of RAM location 40H in R0. exam 2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator. exam (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A, @A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. ORG 0000H 4 M		(iii) Direct Addressing mode:	one			
2) ADD A,50H ; Add contents of memory location 50H &accumulator &store result in Accumulator. (iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. ORG 0000H 4 M		1) MOV R0, 40H; Save contents of RAM location 40H in R0.	example)			
Accumulator.(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4MAns:Program for addition of five 8 bit nos. ORG 0000H4 M		2) ADD A,50H; Add contents of memory location 50H &accumulator &store result in				
(iv) Indexed Addressing mode: 1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4MAns:Program for addition of five 8 bit nos. ORG 0000H4 M		Accumulator.				
1) MOVC A, @A+DFTRMOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PCc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4MAns:Program for addition of five 8 bit nos. ORG 0000H4 M		(iv) Indexed Addressing mode:				
address operand in this example is formed by adding the content of the DPTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PC4Mc)Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H4MAns:Program for addition of five 8 bit nos. ORG 0000H4 M corr		1) MOVC A, @A+DPTR MOVC is a move instruction, which moves data from the external code memory space. The				
address operand in this example is formed by adding the content of the DFTR register to the Accumulator value. Here the DPTR value is referred to as the base address and the accumulator value us referred to as the index address. 2) MOVC A,@A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. 4 M		MOVC is a move instruction, which moves data from the external code memory space. The address operand in this example is formed by adding the content of the DPTP register to the				
accumulator value is referred to as the index address. 2) MOVC A,@A+PC c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. ORG 0000H 4 M		Accumulator value. Here the DPTR value is referred to as the base address and the				
2) MOVC A, @A+PC 4M c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. 4 M ORG 0000H corr		accumulator value us referred to as the index address.				
c) Write assembly language program to find sum of 5 numbers stored in internal RAM from memory location 50H.Store result in memory location 70H 4M Ans: Program for addition of five 8 bit nos. ORG 0000H 4 M		2) MOVC A,@A+PC				
from memory location 50H.Store result in memory location 70H Ans: Program for addition of five 8 bit nos. 4 M ORG 0000H corr	c)	Write assembly language program to find sum of 5 numbers stored in internal RAM	4 M			
Ans:Program for addition of five 8 bit nos.4 MORG 0000Hcorr		from memory location 50H.Store result in memory location 70H				
ORG 0000H corr	Ans:	Program for addition of five 8 bit nos.	4 M			
		ORG 0000H	correct			

1	fied)				
---	-------	--	--	--	--

	CLR PSW.3	; Select register Bank 0	program
	CLR PSW.4	;	
	MOV R0, #05H	; Initialize byte counter	
	MOV R1, #50H	; Initialize memory pointer	
	MOV A, # 00H	; Clear Accumulator	
	UP: ADD A @R1	; Add accumulator with number from array	
	INC R1	; Increment memory pointer	
	DJNZ R0, UP	; Decrement byte counter,	
		; if byte counter $\neq 0$	
		; Then go to UP if counter is zero then no jump	
	MOV 70H, A	; Store result in internal memory	
	HERE: SJMP HERE	; Stop	
	(Note: Appropriate Marks to	be given for any other correct logic used by students.)	
d)	State function of editor asser	nbler linker and complier	4M
u)	State function of cuttor, asser	noter, miker and complet.	4141
Ans:	 Editor: An editor is a proprogram in right format so that So, you can type your program program and extension of prog The DOS based editor such as your program. Assembler: An assembler correct binary code for each instille with extension .obj and list Some examples of assembler a 3) Linker: A linker is a programs assembled object files into one generate .abs file and initialize the execution. Some examples of linker are Linker etc. Compiler: Instructions in abbreviations, and the process 	bgram which helps you to construct your assembly language at the assembler will translate it correctly to machine language. In using editor. This form of your program is called as source ram must be .asm or .src depending on which assembler is used. Is EDIT, Wordstar, and Norton Editor etc. can be used to type is programs that translate assembly language program to the struction i.e. machine code and generate the file called as Object file with extension .lst extension. The ASEM-51, Keil''s A51, AX 51 and C51, Intel PL/M-51 etc. Gram, which combines, if requested, more than one separately e executable program, such as two or more programs and also as it with special instructions to facilitate its subsequent loading ASEM-51 BL51, Keil u Vision Debugger, LX 51 Enhanced assembly language are represented in the form of meaningful of their compiling into executable code is left over to a special	1M function of each
,	program on a PC called compil	er.	47.5
e)	Explain the operating mode 1	of serial port of 8051 microcontroller.	4M
Ans:	Serial Data Mode-1 (standard	d UART mode)(baud rate is variable)	3 M
	In mode-1, the serial port funct	ions as a standard Universal Asynchronous Receiver	descrinti
	Transmitter		on
	(UART) mode. 10 bits are tran	smitted through TXD or received through RXD. The 10 bits	on
	consist of one start bit (which i	s usually '0'), 8 data bits (LSB is sent first/received first), and a	
	stop bit (which is usually '1'). C	Once received, the stop bit goes into RB8 in the special function	
	register SCON. The baud rate	is variable.	
	-		

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -) ARD OF TECHNICAL EDUCATION fied)

		Idle state Reciever samples data at centre of bit time 1 2 3 4 5 6 7 8 Start bit Data bits Data bits $f_{baud} = \frac{2^{SMOD}}{32} \times \frac{fosc}{12 \times [256 - (TH1)]}$ Baud Rate = $\frac{2^{SMOD}}{32} \times \frac{12 \times [256 - (TH1)]}{12 \times [256 - (TH1)]}$	1 Mark for formula
Q.4	a)	Attempt any THREE of the following :	12-Total Marks
	(i)	Write a program to add two BCD numbers stored in Register R2 and R3 of bank 1.Store result in Register R0 of Bank.	4M
	Ans:	ORG 0000H SETB PSW.3 ; Set the bit 3 RS0=1 of PSW CLR PSW.4 ; Clear bit 4 RS1=0 of PSW MOV A, R2 ; Load the data from R2 to A ADD A, R3 ; Add the data present in R3 with Accumulator DA A ;Adjust the BCD result after addition MOV R0, A ; Store the result in R0 END ; Stop (Note: Appropriate Marks to be given for any other correct logic used by students.)	4 Marks for correct program
	(ii)	Draw the port structure of port O and describe its function.	4M
	Ans:	Diagram: -	2 M Diagram

	The count to be loaded in TH1 to have a baud rate of 4800 can be calculated as follows TH1=256d- [(K*oscillator frequency)/(384d*baud rate)] Where,	decimal and
	For 4800 baud rate value in hex is FA OR	1Mark each for
	For 4800 baud rate value in decimal is -6	on
	4800 -6 FA	for calculati
	Baudrate TH1 (Decimal) Th1 (Hex)	1 Mark
	28800/4800=6 where -6 in decimal=FAH in hex is loaded into TH1.	
	and 921.6 kHz / $32 = 28,800$ Hz is frequency by UART to timer 1 to	
	maximum of 4800 bits per second The machine cycle frequency of $8051 = 11.0592 / 12 = 921.6$ kHz	n
	speed of data transfer, expressed in bits per second (bps). The baud rate is the rate at which information is transferred in a communication channel. In the serial port context, "4800 baud " means that the serial port is capable of transferring a	for definitio
(iii) Ar	 baud rate. Give its decimal and hex value for crystal frequency 11.0592 MH Baud rate is a measure of the logic level shifts in a signal per second. It is a measure of the 	4M 1Mark
	 b) Bidirectional low order address / data bus (AD0 - AD7) for external memory. When connecting an 8051 to an external memory, port 0 provides both address and data. The 8051 multiplexes address and data through port 0 to save pins. ALE indicates if P0 has address or data. When ALE = 0, it provides data D0-D7, but when ALE =1 it has address and data with the help of a 74LS373 latch Port 0: It is used as input/output or bidirectional low order address and data bus for external memory. It does not have internal pull up resistors. When port 0 is used as address/data bus internal control logic switches to address lines to the gate of FET. A logic 1 will turn off lower FET to provide high output at that pin. A logic 0 will turn on lower FET to provide low output at that pin. After the address has been formed ALE signal is used to latch the address and then bus is turns around to become data bus. Port 0 now reads data from external memory; hence it must be configured as input. The internal control logic writes logic 1 to all the latches of port 0. 	2M descripti on
	Port '0' Port 0 is multi functioned port of microcontroller 8051. Its SFR address is 80H. It isbit addressable port.Port 0: It can be used as	

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -)ARD OF TECHNICAL EDUCATION fied)

an said	fied)	

	SMOD = 0 Therefore,	then K=1 a	nd SMOD	= 1 then K=	=2				hex value(2
	TH1=256-[0 TH1=250d TH1=0FAH	(1*11.0592 [.] H	*10*)/(384:	*4800)]					M)
(iv)	Write the f	format of S	CON regis	ster and ex	plain it.				4M
Ans:	Diagram: -								
	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	2 Mar
		Contat							for
	SMO	Senal F	Port Mode E	SHE O,					Format
	SM1	Senal F SM0	SM1	Mode	Description	Baud	Rate		
		0	0	0	shift register	fosc/	12		
		0	1	1	8-bit UART	variat	ole		
		1	0	2	9-bit UART	fosc/6	34 or fosc	/32	
	SMO SM1								
	0.0 Serial M	Iode ()							
	0 1 Serial M	Iode 1, 8-bi	t data, 1 sto	op bit, 1 sta	rt bit				2Mark
	1 0 Serial M	Iode 2							for
	1 1 Serial M	Iode 3							functio
	SM2: enabl	les the multi	iprocessor		tion feature in I	Modes 2 a	and 3. In N	Aodes 2 or	of
	3, 11 SM2 18	set to 1 that $f \leq 1$	in KI Will n) — 1 than E	ot be activated by the other of the section of the	ted if the receiv	ved 9th da	te bit was r	8) Not	hit
	Received. In	n Mode 0 S	M^2 should	be 0 .		vanu stop	o on was n	lot	bit
	REN : Rece	ive enable t	oit. When the	he REN $=1$,	reception is en	abled & F	REN=0, th	e	
	Reception is	s disabled.			-				
	TB8: Trans	fer bit 8 The	e 9th data b	bit that will	be transmitted i	in modes :	2 and 3.		
	RB8 : Recei	ve bit 8. Th	e 9th data l	bit that was	received in mo	des 2 and	3.In mod	e 1, this bit	
	TI Transm	it interrupt f	flag set by	hardware a	t end of 8th bit	in mode () and at th	e heginning	
	of the stop b	bit in other i	modes, in s	erial transn	nission. Must be	e cleared b	oy softwar	e.	
	RI: Receive	e interrupt fl	lag. set by I	hardware at	end of 8th bit i	in mode 0	and half v	way through	
	The stop bit	t time in oth	er modes i	n serial rece	eption. Must be	cleared b	y software	е.	
• `	(Note: Mak	<u>ke SM2, TB</u>	88 and RB	8 = 0 .)					
0)	Attempt an	IY ONE OF	une ionowi	ng :					6M
(;)	Draw the in	nterfacing	diagram of	f stepper m	otor with 8051	1 and wri	te and AI	LP to rotate	
(1)	stepper mo	otor continu	iously in c	lock wise d	irection.				
Ans:	Interfacing	g diagram							3 Marl
									for
									interfa
									ng
									diagra

DARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 -

MAHARASHTRA

Û



	T		
		H1: MOV R3,#255	
		H2: DJNZ R3,H2	
		DJNZ R2,H1	
		RET	
		END	
		OR	
		ORG 0000H	
		MOV P1, #00H ; port as output port	
		MOV R2, #25 ;counter for 180° rotation(optional as not mentioned in	
		question for rotation)	
		UP1: MOV R3, #4 ; counter for full step sequence	
		MOV DPTR, #TABLE :load address of program memory into data pointer	
		UP: CLR A : clear accumulator	
		MOVC A. @A+DPTR : read code from memory into accumulator	
		MOV P1. A : send step code to port	
		ACALL DELAY :add delay	
		INC DPTR : increment memory pointer for next step sequence	
		DINZ R3 UP :decrement counter and repeat from UP till becomes zero	
		DINZ R2, UP1 :decrement counter and repeat from UP1 till becomes zero	
		SIMP \$ wait	
		DELAY: MOV R4 #25 : delay subroutine	
		1.3 MOV R5 #100	
		L2: MOV R6 #100	
		L1: DINZ R6 L1	
		DINZ R5 L2	
		DINZ R4 L3	
		RET	
		ORG 0050H	
		TABLE · DB 09H 0CH 06H 03H	
		FND	
		(Note: Appropriate Marks to be given for any other correct logic used by students.)	
		Write a program to move a block of ten bytes stored in internal memory 50H onwards to	
	(ii)	external memory location 2000H onwards.	
	Ans:	ORG 0000H	6 Marks
		MOV R0.#50H : Initialize source pointer R0 to 50H	for
		MOV DPTR, #2000H : Initialize destination pointer DPTR to 2000H	101
		MOV R7.#0AH :Initialize byte counter	correct
		UP: MOV A,@R0 ;Move the contents of first source location to Accumulator	program
		MOVX @DPTR, A ;Move the contents of Accumulator to the first destination	
		INC R0 ; Increment the content of R0	
		INC DPTR ; Increment the contents of DPTR	
		DJNZ R7, UP ; Decrement counter by one and repeat the procedure from UP label,	
		If counter becomes zero then no jump to UP	
		END	
		(Note: Appropriate Marks to be given for any other correct logic used by students.)	
Q.5		Attempt any FOUR of the following	12 M
	(a)	Draw the format of TMOD register of 8051 and state function of each bit.	4M

ļ	TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.				2M- Former
	GATE	C/T	N	11 MO GATE C/T M1 M0	rorma 2N/
	-	-			
		TI	MER 1	TIMER 0	Functi
	GATE	When TI (hardwar control).	Rx (in T re contr	CON) is set and GATE = 1, TIMER/COUNTERX will run only while INTx pin is high ol). When GATE = 0, TIMER/COUNTERX will run only while $TRx = 1$ (software	
	C∕T	Timer or ter opera	Counter	er selector. Cleared for Timer operation (input from internal system clock). Set for Coun- put from Tx input pin).	
	M1	Mode se	lector bi	it. (NOTE 1)	
	MO	Mode se	lector bi	it. (NOTE 1)	
	NOTE 1:				
	M1	MO	Oper	ating Mode	
	0	0	0	13-bit Timer (MCS-48 compatible)	
	0	0	2	8-bit Auto-Reload Timer/Counter	
	1	1	3	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0	
	1	1	3	Control bits, THO is an 6-bit Timer and is controlled by Timer 1 control bits. (Timer 1) Timer/Counter 1 stooped.	
	<u> </u>	1	-		
(b)	Write a pro	ogram	to gei	nerate square wave of 1 KH _z at P1.5 pin of 8051. Using mode 1 and Tz crystal fraguency	4 M
	umer v. As	sume i		iz crystal frequency.	
Ans:	Calculatio	n:			1M-
Ans:	Calculatio Timer clock	n: k Frequ	ency i	is = XTAL / 12 = 12 MHz / 12 = 1 MHz	1M- Calcul
Ans:	Calculatio Timer clock	on: k Frequ k period	ency i 1 is (T	is = XTAL / 12 = 12 MHz / 12 = 1 MHz Tin)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec	1M- Calcul on,
Ans:	Calculatio Timer clock Timer clock For 1 kHz s	on: k Frequ k period square v	ency i l is (T wave	is = XTAL / 12 = 12 MHz / 12 = 1 MHz Tin)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec	1M- Calcul on,
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH	on: k Frequ k period square v Hz	ency i 1 is (T wave	is = XTAL / 12 = 12 MHz / 12 = 1 MHz Tin)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec	1M- Calcul on, 1M-
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 kHz Tout = $1/(1)$	n: k Frequ k period square v Hz IX 10 ³)	ency i 1 is (T wave	is = XTAL / 12 = 12 MHz / 12 = 1 MHz Tin)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec	1M- Calcul on, 1M- Delay
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms=	on: k Frequ k period square v Hz 1X 10 ³) = 1000µ	ency i d is (T wave) u sec	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec	1M- Calcul on, 1M- Delay,
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(1)$ Tout = $1/(1)$ Tout = 1ms^2 Consider ha	on: k Frequ k period square v Hz 1X 10 ³ = 1000µ alf of it Tin = 50	ency i l is (T wave) 1 sec , Tou	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500	1M- Calcul on, 1M- Delay,
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(11)$ Tout = $1ms$ = Consider ha N = Tout / 7 65536-500-	on: k Freque k period square v Hz $1X 10^3$) = 1000µ alf of it Tin = 50 - (6503)	ency i 1 is (T wave) 1 sec , Tou 00/1 =	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 = (FE0C) μ	1M- Calcul on, 1M- Delay,
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(1)$ Tout =1ms= Consider ha N = Tout / 7 65536-500= Program:	on: k Freque k period square v Hz $1X 10^3$) = 1000µ alf of it Tin = 50 = (6503)	ency i d is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ =	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FE0C) _H	1M- Calcul on, 1M- Delay, 2M-
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(11)$ Tout = $1/(11)$ Tout = $1/(12)$ Consider ha N = Tout / 7 65536-500= Program: MOV TMC	on: k Freque k period square v Hz $1X 10^3$) = 1000µ alf of it Tin = 50 = (6503	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ =	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FEOC) _H : Set timer 0 in Mode 1 i.e. 16 bit timer	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(11)$ Tout = $1ms$ = Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T	on: k Frequ k period square v Hz $1X 10^3$) = 1000µ alf of it Tin = 50 = (6503 OD, # 01 TL0 # 0	ency i 1 is (T wave) 1 sec , Tou 00/1 = $6)_{10} =$ 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer : Load TL register with LSB of count	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(1)$ Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMO L2: MOV THO	on: k Freque square v Hz $1X 10^3$) = 1000µ alf of it Tin = 50 = (6503 OD, # 02 FL0, # 02 CL0, # 02 CL0, # 02	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ = 1H OCH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count : load TH register with MSB of count	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMO L2: MOV T MOV THO, SETB TRO	on: k Freque k period square v Hz $1X 10^3$) = 1000µ alf of it Tin = 5 ¹ = (6503 DD , # 01 FL0, # (0) , # FEH	ency i 1 is (T wave) 1 sec , Tou 00/1 = $6)_{10} =$ 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; start timer 0	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = $1/(1)$ Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T MOV THO, SETB TRO L1: JNB T	on: k Frequ k period square v Hz 1X 10 ³) = 1000µ alf of it Tin = 50 = (6503 OD, # 01 FL0, # 0 FL0, # 0 FEH F0, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 16) ₁₀ = 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 = (FE0C) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T MOV THO, SETB TRO L1: JNB T CLR TRO	on: k Frequ k period square v Hz 1X 10 ³) = 1000µ alf of it Tin = 50 = (6503 DD, # 01 TL0, # 01 FL0, # 1 FD, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ = 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz is = XTAL / 12 = 12 MHz / 12 = 1 MHz if in = 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 = (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over ; stop timer 0	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T MOV THO, SETB TRO L1: JNB T CLR TRO CPL P1.5	on: k Frequ k period square v Hz IX 10 ³) = 1000µ alf of it Tin = 5 ¹ = (6503 OD, # 01 FLO, # (, # FEH FO, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ = 1H 0CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 = 500 = (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TL register with LSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over ; stop timer 0 ; complement port 1.5 line to get high or low	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T MOV THO, SETB TRO L1: JNB T CLR TRO CPL P1.5 CLR TFO	on: k Frequ k period square v Hz 1X 10 ³) = 1000µ alf of it Tin = 50 = (6503 DD, # 02 TL0, # 0 TL0, # 0 FD, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ = 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over ; stop timer 0 ; complement port 1.5 line to get high or low ; clear timer flag 0	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMO L2: MOV T MOV THO, SETB TRO L1: JNB T CLR TRO CPL P1.5 CLR TFO SJMP L2	on: k Frequ k period square v Hz IX 10 ³) = 1000µ alf of it Tin = 5 ¹ = (6503 DD, # 01 FLO, # 0 FD, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 6) ₁₀ = 1H 0CH	<pre>is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec = 500 = (FEOC)_H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over ; stop timer 0 ; complement port 1.5 line to get high or low ; clear timer flag 0 ; re-load timer with count as mode 1 is not auto reload</pre>	1M- Calcul on, 1M- Delay, 2M- Progra
Ans:	Calculatio Timer clock Timer clock For 1 kHz s Fout = 1 KH Tout = 1/ (1 Tout =1ms= Consider ha N = Tout / 7 65536-500= Program: MOV TMC L2: MOV T MOV THO, SETB TRO L1: JNB T CLR TRO CPL P1.5 CLR TFO SJMP L2	on: k Frequ k period square v Hz 1X 10 ³) = 1000µ alf of it Tin = 50 = (6503 DD, # 01 TL0, # 0 TL0, # (1 , # FEH F0, L1	ency i 1 is (T wave) 1 sec , Tou 00/1 = 10/1 = 1H)CH	is = XTAL / 12 = 12 MHz / 12 = 1 MHz in)= 1/ Timer Frequency = 1 / 1 MHz = 1 μ sec t = 500 μ sec = 500 : (FEOC) _H ; Set timer 0 in Mode 1, i.e., 16 bit timer ; Load TL register with LSB of count ; load TH register with MSB of count ; load TH register with MSB of count ; start timer 0 ; poll till timer roll over ; stop timer 0 ; complement port 1.5 line to get high or low ; clear timer flag 0 ; re-load timer with count as mode 1 is not auto reload	1M- Calcul on, 1M- Delay, 2M- Progra



	Ans:	IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.	2M-
		If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.	Format,
		EA - ET2 ES ET1 EX1 ET0 EX0	
		EA IE.7 Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt	
		source is individually enabled or disabled by setting or clearing its enable bit.	
		ET2 IE.5 Enable or disable the Timer 2 overflow or capture interrupt (8052 only).	
		ES IE.4 Enable or disable the serial port interrupt.	
		ET1 IE.3 Enable or disable the Timer 1 overflow interrupt.	
		EX1 IE.2 Enable or disable External Interrupt 1.	2M-
		ETO IE.1 Enable or disable the Timer 0 overflow interrupt.	Fynlain
		The other that the test of the second the second se	Explain
		new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1.	
		Write an assembly language program to check bit P1.7, if it is high send 55H to P_0	
	(d)	otherwise send AAh to P2.	4M
	Ans:	MOV A, #55H ;Load the Accumulator with data 55H	3M
		JNB P1.7, HERE ; if P1.7 is not set then go to specified address else go to next address	Program
		MOV P0, A ;send 55H to Port 0	ogrum
		SJMP \$,
		HERE: MOV A, #0AAh	11/1-
		MOV P2, A ;send AAH to Port 2	Commen
		SJMP \$	ts
		Write an assembly language program to send 'Hello' on serial port of 8051 at 9600	
	(e)	baudrate. Assume fose= 11.0592MHz.	4M
	Ans:	MOV TMOD, #20H ; timer 1, mode2	3M
		MOV TH1,#-3 ; 9600 baud rate	Logically
		MOV SCON, #50H ; 8-bit data,1 stop bit, REN enabled	Correct
		SETB TR1 ; Start timer 1	Program
		AGAIN: MOV A, #"H"; ; transfer "H"	, 1M-
		ACALL MESSAGE ; Some delay	Commen
		MOV A, #"e" ; transfer "e"	ts
		ACALLMESSAGE	
		MOV A #"l" · transfer "l"	
		ACALLMESSAGE	
		MOV A #"l" · transfer "l"	
		ACALL MESSAGE	
		MOV A #"o" · transfer "o"	
		ACALL MESSAGE	
		SIMP AGAIN	
		MESSAGE: MOV SPLIE A	
		IND TI LIEDE	
		DET	
06		Attempt one FOUD of the following:	16M
Q.0			10101
	(a)	Draw the interface diagram of relay with 8051 and write ALP to turn ON and OFF	4M
	()	relay.	
	1		1

MAHAI (Autonor (ISO/IE	RASHTRA nous) C - 27001	A DARD OF TECHNICAL EDUCATION ied)
	Ans:	Diagram: -
		+5V +5V T T
		DS89C4x0 5 10 U

	DS89C4x0 + 5V + 5V + 10 + 10 + 10 + 10 + 10 + 10 + 10 + 1	Diagram
	AGAIN: SETB P1.0 ACALL DELAY ;Call delay CLR P1.0 ACALL DELAY ; Call Delay SJMP AGAIN SJMP \$ DELAY: MOV R2, #0FFH L1: DJNZ R2, L1 RET END	2M- Program
(b)	Describe selection factors of microcontroller.	4M
Ans:	 The selection of microcontroller depends upon the type of application. The following factors must be considered while selecting the microcontroller. 1. Word length: The word length of microcontroller is either 8, 16 or 32 bit. As the word length increases, the cost, power dissipation and speed of the microcontroller increases. 2. Power dissipation: It depends upon various factors like clock frequency, speed, supply voltage, VLSI technology etc. For battery operated embedded systems, we must use low power microcontrollers. 3. Clock frequency: The speed of an embedded system depends upon the clock frequency. The clock frequency depends upon the application. 4. Instruction Set: On the basis of instructions microcontrollers are classified into two categories 1. CISC 2. RISC. CISC system improves software flexibility. Hence it is used in general purpose systems. RISC improves speed of the system for the particular applications. 5. Internal resources: The internal resources are ROM, RAM, EEPROM, FLASH ROM, UART, TIMER, watch dog timer, PWM, ADC, DAC, network interface, wireless interface etc. It depends upon the application for which microcontroller is going to be used. 6. I/O capabilities: The number of I/O ports, size and characteristics of each I/O port, speed of operation of the I/O port, serial port or parallel ports. These are the considerations needed to ascertain correct selection of microcontroller. 	1M-Each Any 4 Points
(c)	Draw and describe IP register format of 8051.	41/1
Ans:	FORMAT OF IP:	

2M-

	D7 Priority bit = 1 assigns high Priority bit = 1 assigns hi	PT2 PS PT1 F priority. Priority bit = 0 assig errupt priority bit (8052 only) interrupt priority bit errupt priority bit errupt 1 priority bit errupt 0 priority bit	D0 PX1 PT0 PX0 ns low priority.	2M- Format, 2M- describe
(d)	List the interrupts in 8051. G	ive their priorities and vector	· addresses.	4M
Ans:	Interrupt Source External Interrupt 0 –	Vector address 0003H	Interrupt priority 1	2M- List,
	Timer 0 Interrupt External Interrupt 1 –	000BH 0013H	2 3	1M- Priority, 1M- vector
	Timer 1 Interrupt Serial Interrupt	001BH 0023H	4 5	address
(e)	Explain mode 3 of timer of 80	951 with its internal logic diag	gram.	4M
Ans:	Diagram: - Mode 3 Timer Clock Timer Clock 12 F 0sc	TL1 TH1 TL0 TH0	→ TF0 Overflow flag → TF1 Overflow flag	2M- Diagram,
	Explain: - In this mode, timer 0 becomes the arrangement of timer 0 and sets under the control of TR1 bit and mode 0, 1 and 2 with one impowhen the timer 0 is using TF1 of tis using TF1 of timer 0 is using TF1 of timer 0 is using TF	two completed separate 8-bit til s timer 0 flag when it overflows d sets TF1 flag when it overflo rtant exception that no interrup overflow flag.	mers. TL0 is controlled by gate s. TH0 receives the timer clock ws. Timer 1 may be used in t will be generated by the timer	2M- Explain