MAHARASHTRA

WINTER - 19EXAMINATION

Subject Name: Linear Integrated Circuit

Model Answer

Subject Code:

22423

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given moreImportance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme
Q.1		Attempt any FIVE of the following:	10-Total Marks
		Define the operational amplifier parameters.	2M
	a)	i)Slew rate	
	<u> </u>	ii) Input bias current	
	Ans:	i) Slew Rate: it is defined as the maximum rate of change of o/p voltage per unit time & its	1M
		0.5 per volt/use [S.R= ∞].	Each
		 ii) Input Bias Current: Input Bias Current is the average of the currents entering into the positive & negative terminals of an op-Amp & its value is 200 nA 	
	b)	Draw Wien bridge oscillator circuit using IC 741.	2M
	Ans:	$ \begin{array}{c} \bigcirc \\ R_1(R_2) \\ \hline \\ $	2M
	c)	List four specifications of IC LM324.	2M

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -	۲	OARD OF TECHNICAL EDUCATION

Ans:	1. Integrated with four Op-Amps in a single package	$1/_{2} N_{2}$
	2. Wide power supply Range	Eac
	i) Singe supply $-3V$ to $32V$	
	ii) Dual supply $-\pm 1.5$ V to ± 16 V	
	3. Low Supply current – 700uA	
	4. Single supply for four op-amp operation enables reliable operation	
	5. Operating ambient temperature -0° C to 70° C	
	6. Soldering pin temperature -260 °C (for 10 seconds $-$ prescribed)	
d)	State the four applications of an instrumentation amplifier.	2 M
Ans:	The instrumentation amplifier can be used for other application such as	$1/_{2}$ N
	1. Electronic weighing machine scale	Eac
	2.Light, intensity meter	
	3. Pressure monitoring & controlling	
	4. Temperature monitoring and controlling.	
	5. Process Instrumentation in measurement of physical quantities.	
e)	State the four advantages of active filter over passive filter.	2M
Ans:	Advantages of active filter over passive filter:	1⁄2 N
	1. Gain and frequency adjustment flexibility since the op-amp is able to providing	Eac
	gain; the input signal is not attenuated as in case of passive filters.	
	2. Active filter is easier to tune or adjust as compare to passive filters.	
	3. No loading problem because active filter provides excellent isolation between	
	individual stages due to high input impedance.	
	4. Active filters are small in size and less bulky (due to absence of "L") and rugged.	
	5. Non floating input and output.	
f)	Define roll of rate and order of filter.	2M
Ans:	1. Roll of rate is the rate of change of gain with frequency. Roll of rate is always measured in	2M
	dB/decade.	
	2. The roll of rate is called the order of the filter.	
	It depends on the rate at which filter's gain changes with frequency.	
	For example:	
	i) If roll off rate is -20 dB / decade or $+20 \text{ dB}$ / decade then the filter is of 1st order.	
	ii) If roll of rate is-40 dB / decade or +40 db / decade then the filter is of 2nd order and so on	
а)	State the function of following pins of IC 555	2M
g)	i) Threshhold	2111
	ii) Discharge	
Ans:	i) Threshold voltage- When positive going pulse is applied at this pin but it is more	2M
	positive than reference voltage (2/3vce) of upper comparator. Hence, o/p of upper	
	comparator becomes high i.e. S=0, R=1. Due to this, flip-flop becomes reset that's why	
	$\overline{Q}=1$ which goes to base of NPN transistor is ON & the external capacitor ct starts	
	discharging to transistor to words zero. At the same time, the o/p of timer goes low.	
	ii) Discharge- The external capacitor Ct is connected at this pin and capacitor discharge	
	through this pin	

Q.2	Attempt any THREE of the following:	12-Total Marks

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -



MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

fied)



MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

	 The OP- AMP is connected in the non- inverting mode. Therefore gain of the circuit is. 	
	$A_{\rm VF} = 1 + \frac{R}{R} = 2.$	
	 The output voltage is given by, 	
	$V_o = A_{VF} \times V_1 = 2 V_1$	
	 Substituting V1 from equation (2) we get, 	
	$V_{o} = V_{in} + V_{o} - I_{L} R$	
	$\therefore I_{\rm L} R = V_{\rm in}$ $\therefore I_{\rm L} = \frac{V_{\rm in}}{R} \qquad \dots (3)$	
d)	Sketch the astable multivibrator using IC 555 and explain it.	4 M
An	s: Circuit:	2M
	When the flip-flop is set, Q is high which drives the transistor Qd in saturation and the capacitor gets discharged. Now the capacitor voltage is nothing but the trigger voltage. So while discharging, when it becomes less than $1/3$ V _{cc} , comparator 2 output goes high. This resets the flip-flop hence Q goes low and Q goes high. The low Q makes the transistor off. Thus capacitor starts charging through the resistances R _A , R _B and V _{cc} . As total resistance in the charging path is (R _A + R _B), the charging time constant is (R _A + R _B) C.	2M Explanat
	Now the capacitor voltage is also a threshold voltage. While charging, capacitor voltage increases i.e. the threshold voltage increases. When it exceeds $2/3 V_{cc}$, then the comparator 1 output goes high which sets the flip-flop. The flip-flop output Q becomes high and output at pin 3 i.e. Q becomes low. High Q drives transistor Q _d in saturation and capacitor starts discharging through resistance R ₈ and transistor Q _d . Thus the discharging time constant is R _B C. When capacitor voltage becomes less than $1/3 V_{cc}$, comparator 2 output goes high, resetting the flip-flop. This cycle repeats. Thus. when capacitor is charging, output is high while when it is discharging the output is low. The output is a rectangular wave. The capacitor voltage is exponentially rising and	
	falling.	12-Total
	Attempt any THREE of the following:	Marks

01 - fied)



	3	Number of reference	One	TWO (UTP and LTP)		
	4	Application	Zero crossing detector, Level detector	Sine wave to Square wave generator, pulse counter		
	5	Definition	Comparator compare two signal one is called reference and other is called input signal	Schmitt trigger is inverting comparator with positive feedback		
	6	Noise Margin	Low	More		
	7	Level	single	Double	Ħ	
	8	Diagram	Non-inverting input	$V_{ie} \rightarrow \downarrow $		
c)		n a first order l sume C=0.01µl	low pass filter at a cut off frequen	icy 12KHz with pass band gain	4 M	
Ans:	$F_{h} = 12 \text{Khz}, A_{f} = 2$ $A_{f} = 1 + R_{f} / R_{1}$ $2 = 1 + R_{f} / R_{1}$ $R_{2} / R_{1} = 1$ $Assume R_{f} = 10 \text{K} = R_{1}$ $Fh = 1/2 \pi \text{RC}$ $12 \text{K} = 1/2 \pi \text{RC}$ $R = 1/2 \pi \text{X} \ 12 \text{KX}.01 \mu \text{F}$ $R = 1.326 \text{ K}\Omega \text{Actual value } (1.2 \text{ K}\Omega)$					
	12K=1 R=1/2	1/2πRC πX 12KX.01µF			2M for Resistor of cut off frequency	
	12K=1 R=1/22 R=1.32	1/2πRC πX 12KX.01µF		Vout	Resistor of cut off	



MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

01 - fied)



Ans:	umphilit	r(any four poi			4 M
	Sr. No	Parameter	Open Loop Configuration	Closed loop configuration	
	1	Feedback	Absent	Present	
	2	Voltage Gain	High ideally infinite	Low	
	3	Gain control	Not possible	possible	
	4	Input Resistance	No change or Cannot Control	Can Control by adjusting feedback component	
	5	Output Resistance	No change or Cannot Control	Can Control by adjusting feedback component	
	6	Bandwidth	No change or Cannot Control	Can Control by adjusting feedback component	
	7	Offset voltage	No change or Cannot Control	Can Control by adjusting feedback component	
	8	Application	Comparator	All application circuit such as amplifier, oscillator, filter ,adder subtract or and so on	
	9	Stability	unstable	stable	
b)			gram of closed loop non-inverting	ng amplifier and derive	4M
Ans:	Diagran	on for its gain 1:	•		2 M
			oncept $V_n = V_p = V_i$ age at inverting terminal and Vi is	s input voltage	2M
	Vn=Vi=	$R_1 \ge I_1$			Explanati



(Autonomous) (ISO/IEC - 27001 -

MAHARASHTRA



		 Phase Detector: The input signal 'Vi' with an input frequency 'Fi' is conceded by a phase detector. Basically the phase detector is a comparator that compares the input frequency fi through the feedback frequency fo. The output of the phase detector is (fi+fo) which is a DC voltage. Low Pass Filter: The out of the phase detector, i.e., DC voltage is input to the low pass filter (LPF); it removes the high-frequency noise and produces a steady DC level, i.e., Fi-Fo. The Vf is also a dynamic characteristic of the PLL VCO: The output of the low pass filter, i.e., DC level is passed on to the VCO. The input signal is directly proportional to the output frequency of the VCO (fo). The input and output frequencies are compared and adjusted through the feedback loop until the output frequency is equal to the input frequency. Hence, the PLL works like free running, capture, and phase lock. 	
Q.5		Attempt any TWO of the following	12 Total Marks
	(a)	Explain the function of sample and hold circuit by using op-amp.	6M
	Ans:	The n-channel MOSFET is driven by a control voltage VC acts as a switch. The control voltage VC is applied to the gate of the MOSFET. The circuit diagram can be split into	Circuit diagram-3M
		three stages. First stage is the voltage follower second one is the switch and capacitor and the third one is a gain the voltage follower. When VC is high the MOSFET turns on and acts like a closed switch .This is sampling mode .The capacitor charges through the MOSFET to the instantaneous input voltage. As soon as VC=0 the MOSFET turns off and the capacitor is disconnected from OPMP1 output. Capacitor cannot discharge through amplifier A2 due to its high impedance. Thus this is the hold mode in which the capacitor holds the latest sample value. The time period during which the voltage across capacitor is constant is called Hold period.	Explanation - 3M
	(b)	Explain the circuit diagram of logarithmic amplifier using op-amp.	6M

(Autonomous) (ISO/IEC - 27001 -

MAHARASHTRA





MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

fied) $\frac{I_F}{I_O} = \left(e^{\frac{V_F}{V_T \eta}}\right)$ Taking natural log on both side, $log_{e}\left(e^{\frac{V_{F}}{V_{T}\eta}}\right) = log_{e}\left(\frac{I_{F}}{I_{O}}\right)$ $\frac{V_F}{\eta V_T} \log_e e = \log_e \left(\frac{I_F}{I_O}\right)$ As $log_e e = 1$ $\therefore \frac{V_F}{nV_T} = \log_e \left(\frac{I_F}{I_o}\right)$ $V_F = \eta V_T \log_e \left(\frac{l_F}{l_O}\right)....(1)$ Now from figure, $V_F = V_B - V_O$ $V_F = -V_0$ (Since $V_B = 0$ from virtual ground concept) $-V_F = V_O$ $\therefore V_0 = -\eta V_T \log_e \left(\frac{I_F}{I_0}\right) \dots \dots \dots \dots \dots (2)$ Now apply KCL at node B, $I_1 = I_B + I_F$ $\therefore I_1 = I_F$ $\therefore \frac{V_i - V_B}{R_i} = I_F$ $\therefore I_F = \frac{V_i}{R_i} (\text{Since } V_B = 0 \ from virtual ground concept)$ Put this into eqn 2 $V_{O} = -\eta V_{T} log_{e} \left(\frac{V_{i}}{R_{i} I_{O}} \right)$ $\therefore V_0 \propto \log_e V_i$

(c) Sketch the circuit diagram of active wide band reject filter and explain it.

6M

MAHARASHTRA (Autonomous)







MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -

fied)

(a)	Sketch the circuit diagram of closed loop inverting amplifier and obtain output expression.	6M
Ans:	Inverting Amplifier using Op-Amp: Circuit Diagram: $Vin \circ V_2 \land V_2 \land$	Diagram- 3M
	Derivation for gain: Apply KCL at node A, we get $I_{1} = I_{F} + I_{B}(1)$ But ideally Input impedance of op amp is infinite, Therefore $I_{B} = 0$ $I_{1} \cong I_{F}$ $\frac{Vin - V2}{R1} = \frac{V2 - Vo}{RF}$ According to virtual ground condition, $V1 = V2 = 0$ $\frac{Vin}{R1} = \frac{-Vo}{RF}$	Derivation of output expression 3M
	$V_o = -\left(\frac{R_F}{R_1}\right)V_{in} (2)$ $A_V = \frac{Vo}{Vin} = -\left(\frac{R_F}{R_1}\right) (3)$ Where, Av is closed voltage gain	
(b)	Explain Schmitt trigger circuit using Op-amp and how UTP and LTP are calculated.	6M
Ans:	Diagram:	2M

MAHARASHTRA (Autonomous) (ISO/IEC - 27001 -



