

(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer

Subject Code:

22426

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any <u>FIVE</u> of the following :	10-Total Marks
	a)	State function of PSEN and EA pins of 8051 microcontroller.	2M
	Ans:	PSEN: This is an output pin. PSEN stands for "program store enable." It is active low O/P signal. It is used to enable external program memory (ROM). When [PSEN(bar)]= 0, then external program memory becomes enabled and micro controller read content of external memory location. Therefore it is connected to (OE) of external ROM.	1M
		<u>EA</u> : It is an active low I/P to 8051 microcontroller. EA stands for "External Access". When $(EA) = 0$, then 8051 microcontroller access from external program memory (ROM) only. When $(EA) = 1$, then it access internal and external program memories (ROMS).	1M
	b)	State maximum size of external memory that can be interfaced with 8051 mc. Explain it.	2M



SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer Subject Code:

	A maximum	of 64 KB of	external m	nemory car	n be interfa	ced with 8	051 micro	controller.	1M
Ans:									
	<u>explanation:</u>	<u>.</u>							1M
	As 8051micro	ocontroller	is having 1	L6-bit addr	ess bus, it c	an access	2^16 mem	ory locations.	
	64KB (65536) each of RA	AM and RC	DM.					
c)	Define stack	. Write siz	e of stack	pointer.					2M
	Stack: The st	ack is a sec	tion of a R	AM used h	w the CPU t	o store inf	formation	such as data	1M
۸ ns•	or memory a	ddress on t	emporary	basis.	y the erot		ormation		
Ans.	Size of stack	naintar: 8	hi t						
	<u>5126 01 Stack</u>	pointer. of	bit						1M
d)	Draw forma	t of IE and	IP SFRS	•					2M
	Format of IE SFR:								
	IE.7	IE.6	IE.5	IE.4	IE.3	IE.2	IE.1	IE.0	1M
	EA			ES	ET1	EX1	ET0	EX0	
Ans:	Format of Il	P SFR:							
	IP 7	IP 6	IP 5	IP 4	IP 3	IP 2	TP 1	IP 0	
			PT2	PS	PT1	PX1	PT0	PX0	
		1		•	-	•	1		1M
e)	Define the	term bus	. Write s	size of bu	uses in 805	51 µc.			2M
		a a cat of ph		nantionau	cod for com	municatio		CDU and	1M
	<u>BUS</u> : A Bus is a set of physical connections used for communication between CPU and peripherals. Different buses used in microcontroller are:								
Ans:	1 Address Bus: 16 hit								
	2. Data Bus:	8 bit							
	3. Control Bu	is: 1 bit							1M
f)	Draw into	rfacina di	agram o	f rolay o	onnected	to 2.1 of	8051		2M
,		i i acilig ul	agi alli U	i i ciay C	onnetteu	10 2.1 UI	ουστ μι	ו	



(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application

Model Answer

Subject Code:







•

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2013 Certified)

SUMMER - 2022 EXAMINATION

Subject Name: Microcontroller and Application M

Model Answer

Subject Code: 22426

b) **Compare Microprocessor and Microcontroller. 4M** Sr.No. Parameter Microprocessor Microcontroller 1 No. of Many instruction to Few instruction to read/write instruction read write data to/from data to/from external memory. used external memory. 2 Memory Do not have inbuilt Inbuilt RAM/ROM RAM or ROM 3 Registers Microprocessor Microcontroller contains general contains general purpose registers, stack pointer purpose registers, stack register program counter register pointer register additional to that it contains program counter Special Function registers(SFRs) register for timer Interrupt and serial communication etc. 4 Timer Do not have inbuilt Inbuilt timer timer Any 4 points 5 I/O Ports I/O ports not available I/O ports are available Ans: requires extra device Each like 8155 or 8255 point **1M** 6 Serial Port Do not have inbuilt Inbuilt serial port serial port requires extra device like 8155 or 8255. 7 Multifunctio Less multifunction any multifunction pins on the IC n pins pins on IC 8 Boolean Operation is Boolean Boolean Operation i.e Operation not possible directly on individual but is possible Operation directly. 9 Single Purpose (dedicated Applications General purpose application), Automobile Computers and personal uses companies embedded systems remote control devices.

c)	Draw format of PCON SFR. State use of SMOD bit.	4M						
	Format of PCON SFR: PCON: POWER CONTROL REGISTER.NOT BIT ADDRESSABLE.							
	SMOD GF1 GF0 PD IDL	For						
Ans:	 Not implemented, reserved for future use * Not implemented, reserved for future use * Not implemented reserved for future use* 							
	GF1 General purpose flag bit							
	PD Power Down bit. Setting this bit activates Power Down operation in the 8051BH.							
	IDL Idle Mode bit Setting this bit activates Idle Mode operation in the 8051CBH.							
	<u>Use of SMOD bit</u> : It is used to control baud rate. If Timer 1 is used to generate baud rate and SMOD=1, the baud rate is double when the serial port is used in modes 1, 2, or 3.							

(ISO/IEC - 27001 - 2013 Certified)

Model Answer

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application







MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer

b)	List any four ac	ldressing modes with suitable example.	4 M		
	1.	Immediate addressing mode:			
	In this type of add character '#' is us	lressing mode, directly data is given to instruction to perform operation. A special ed to differentiate data from addresses.			
	Example: MOV	A, #20H; this instruction means move data 20H to register A			
	2. In this type of add	Register Addressing Mode Iressing mode, one of the register of 8051 is specified as operand.			
	Example: MOV R not removed from	R0, A; it means data is moved from register A to register R0. However the data is A register, it is just copied.			
	3.	Direct Addressing			
Ans:	In Direct Addressing Mode, the address of the data is specified as the Operand in the instruction. Using Direct Addressing Mode, we can access any register or on-chip variable. This includes				
	general purpose RAM, SFRs, I/O Ports, Control registers. Example MOV A,30H, Here, the data in the RAM location 30H is moved to the Accumulator.				
	4. <u>Register Indirect Addressing</u> In the Register Indirect Addressing Mode, the address of the Operand is specified as the content of a Register. Only R0 and R1 are allowed as memory pointers in Indirect Addressing Mode. The @ symbol indicates that the addressing mode is indirect				
	Example: MOV I location 30H. If the	A, @R1. If the contents of R1 is 30H, then the operand is in the internal RAM ne contents of the RAM location 30H is 24H, then 24H is moved into accumulator.			
	5. <u>Inde</u> With Indexed Add and an offset regis (PC) while the Of	exed Addressing Mode dressing Mode, the effective address of the Operand is the sum of a base register ster. The Base Register can be either Data Pointer (DPTR) or Program Counter fset register is the Accumulator (A).			
	.Example: MOVC and Accumulator	A,@A+DPTR Here, the address for the operand is the sum of contents of DPTR			
	Describe the fu	nction of following instructions of 8051.			
	i)	SWAP A			
c)	ii)	MOVC A, @ DPTR	4 M		
	iii)	ADD A @ Ro			
	iv)	INC @ Bo			



22426

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION
(Autonomous)

(Autonomous) (ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

 Subject Name: Microcontroller and Application
 Model Answer
 Subject Code:

d)	Draw internal structure of Port 1 and explain it.	4M		
	iv) <u>INC @R0</u> : This instruction will increment the contents of memory location that is pointed by register R0 by 1			
	address is pointed by register R0 of the selected register bank with contents of the accumulator. The result of addition is stored in the accumulator.			
	$\mathbf{ADD} \mathbf{A} \otimes \mathbf{P0}$. This instruction will add the contents of memory location whose	ion		
Ans:	NOTE: Marks may be given to any other relevant answers			
	Code Memory address from which the byte will be moved is calculated by summing the value of the Accumulator with DPTR.	for		
	instruction set of 8051) : MOVC moves a byte from Code Memory into the Accumulator. The	1 M		
	instruction, it becomes 75H ii) MOVC A @A+DPTR (the instruction MOVC A @DPTR is not there in the			
	i) <u>SWAP A</u> : The SWAP instruction exchanges the low-order and high-order nibbles within the accumulator. For Example if the data in accumulator is 57H, after execution of SWAP A			





(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

22426 Subject Name: Microcontroller and Application Subject Code: **Model Answer** Read Vcc Latch Internal тв2 Pull-up P1.x Internal D Q P1.x Bus Latch Write Q latch Diagra TB1 **m**:2 Read pin Marks, Explan Ans: ation : P1 is a true I/O port as it doesn't have any alternative functions as in P0, but this port can be 2 configured as general I/O only. It has a built-in pull-up resistor and is completely compatible with Marks TTL circuits. The internal structure of Port 1 consists of a D Latch, two buffers and a FET. If we want to write 1 on pin of Port 1, a '1' written to the latch which turns 'off' the FET. Due to Vcc connection through internal pull up resistor, the port pin will be at logic 1. When a 0 is written to the latch, the FET will be turned ON and pin will be at Logic 0. To use port-1 as input port, initially logic '1' has to be written to the latch to turn off the FET. When '1' is written to the pin by the external device then it read fine, through the Buffer TB1. But when '0' is written to the pin by the external device then the external source must sink current due to internal pull-up, otherwise the pin voltage may rise leading to a possible wrong reading. 12-Attempt any <u>THREE</u> of the following : **O.4** Total Marks Develop a program to generate square wave on P2.7 of 8051 using software delay. **4M** a)



SUMMER – 2022 EXAMINATION

Subje	ect Name	: Microcontroller and Application	Model Answer	Subject Code:	2242	6	
Subje	Ans:	Program ORG 0000H UP: SETB P2.7 ACALL DELAY CLR P2.7 ACALL DELAY SJMP UP DELAY: MOV R1,#0FFH L1: MOV R2,#0FFH L2: DJNZ R2,L2 DJNZ R1,L1 RET END	<u>Model Answer</u>	Subject Code:	2242(6 Progra m : 4 Marks	_
		END Note: Marks may be given to any o	other correct program				
	b)	Compare Harvard and Vonneuma	n Architecture.			4 M	
							_



SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer Subject Code:

Ans:	VON NEUMANN ARCHITECTURE Same physical memory address is used for instructions and data. There is common bus for data and instruction transfer. Two clock cycles are required to execute single instruction. It is cheaper in cost and simple in design CPU cannot access instructions and read/write at the same time. Examples of Von – Neumann Architecture: ARM 7 and Pentium Processors etc	HARVARD ARCHITECTURE Separate physical memory address is used for instructions and data. Separate buses are used for transferring data and instruction. An instruction is executed in a single cycle. It is costly than Von Neumann Architecture and has complex design. CPU can access instructions and read/write at the same time. Examples of Harvard Architecture: 8051, ARM 9, AVR by Atmel Corporation and PIC microcontrollers by microchip Technology etc	Any Four Points – 1 Mark each
c)	Draw the interfacing diagram of stepper n ALP to rotate a stepper motor counter clo	notor with 8051 microcontroller. Write an ckwise by 360	4 M



(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application

Model Answer





(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Mo

Model Answer



SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer

	e)	Write an ALP to generate 1 ms delay. Use Timer 0, mode 1. Fosc =12 MHz.	4 M
	Ans:	Count calculation: Given Fosc-12 MHz, Required Delay = 1 ms Time period of Timer input Clock = $12/12 = 1$ microseconds (65535-count+1) X 1 us = 1 ms = 1000 us (5536-count = 1000 us / 1 us = 1000 Count = 65536 - 1000 = 64536 which in hex is FC18H TMOD Register: TMOD $GATE1 CT1 T1M1 T1M0 GATE0 CT0 T0M1 T0M0 Bit name Bit name Dit 0 0 0 0 0 0 0 0 Whe after meet Dit 0 0 0 0 0 0 0 0 Whe after meet Dit 0 0 0 0 0 0 0 0 0 Whe after meet TMOD GATE1 CT1 T1M1 T1M0 GATE0 CT0 T0M1 T0M0 Bit name Dit 0 0 0 0 0 0 0 0 0 Whe after meet Dit 0 0 0 0 0 0 0 0 Whe after meet Dit 0 0 0 0 0 0 0 0 Whe after meet TMOD GATE1 CT1 T1M1 T1M0 GATE0 CT0 T0M1 T0M0 Bit name Bit name Bit name Dit 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	Count Calcula tion: 1 Mark, TMOD format: 1 Mark, Progra m: 2 Marks
Q.5		Attempt any <u>TWO</u> of the following :	12- Total Marks
	a)	Sketch memory organization of 8051 and label it showing register banks, bit addressable locations SFR area, external data and code memory.	6M





(ISO/IEC - 27001 - 2013 Certified)

	SUMMER – 2022 EXAMINATION				
ect Nam	e: Microcontroller and Application <u>Model Answer</u> <u>Subject Code:</u> 2242	6			
	External code memory:				
	EA pin=0 EA pin=0 Address FFFF hex (64K max.) (64K max.) Address 0000 hex Address 0000 hex				
b)	Write an ALP to find smallest no. from given array of 10 bytes in external RAM 3000h onward.	6M			
	ORG 0000H				
	MOV DPTR,#3000H;initialize pointer to memory where numbers are stored				
	MOV R0,#0AH ; initialize counter				
	MOV R3,#00H ;maximum=0	(correc			
	AGAIN: MOV A,@DPTR ;get the number from memory				
Ans:	CJNE A,R3,NE ;compare number wi maximum number	m or other			
	AJMP SKIP ;if equal go to SKIP	other logic 6			
	NE: JNC SKIP ; if not equal check for carry, if carry go to skip	marks)			
	MOV R3,A ;otherwise maximum=[[DPTR]]				
	SKIP: INC DPTR ; Increment memory pointer				
	DJNZ R0,AGAIN ; Decrement count, if count=0 stop otherwise go to AGAIN				
	END				



(ISO/IEC - 27001 - 2013 Certified)



(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application

Model Answer

Subject Code:

22426

Program: ORG 0000H ADDR A BIT P2.0 ADDR_B BIT P2.1 ADDR C BIT P2.2 SC BIT P2.3 ALE BIT P2.4 OE BIT P2.5 EOC BIT P2.6 MY DATA EQU P1 ORG 0000H MOV MY_DATA,#0FFH ; make P1 as input SETB EOC ; make EOC an input CLR ALE ; clear ALE CLR SC ; clear SC CLR OE ;clear OE CLR ADDR C; C=0 CLR ADDR_B; B=0 CLR ADDR A ; A=0(select channel 0) ACALL DELAY SETB ALE ;latch address program ACALL DELAY 4M BACK: SETB SC ;start conversion ACALL DELAY CLR ALE CLR SC HERE: JB EOC, HERE ; wait HERE1: JNB EOC, HERE1 SETB OE ACALL DELAY MOV A, MY_DATA MOV P1, A CLR OE SJMP BACK DELAY: MOV R3,#25 ;Delay Subroutine L3: MOV R4,#100 L2: MOV R5,#100 L1: DJNZ R5,L1 DJNZ R4,L2 DJNZ R3,L3 RET END



	S	SUMME	R – 2022 EXAMINATION			
ct Nam	e: Microcontroller and Application	ation	Model Answer	Subject Code:	2242	6
b)	Write an ALP to transmit ' Fosc=11.0592 MHz and Bar	YES' (ud Rat	on TXD. e=9600 bps.			6M
	XTAL = 11.592 MHz Machine Cycle freq. = 11.59 UART freq. = 921.6KHz/32 so -3=FDH is loaded to TH	92 MH 2 = 28,8 1 for 96	z/12 = 921.6 KHz. 300 Hz. a. 28,800/3 = 9600, 500 Baud Bate			
	Program: ORG 0000H MOV TMOD, #20H					2M-
Ans:	MOV SCON, #50H SETB TR1 AGAIN: MOV A #"Y"	; 8-bit d	, 9000 baud rate ata,1 stop bit, REN enabled ; Start timer 1 ; transfer "Y"			TH1 calcul tion 4M -
	ACALL MESSAGE MOV A #"E" ACALL MESSAGE		; transfer "E"		H 1 2 ((m or any other
	MOV A #"S" ACALL MESSAGE SJMP AGAIN MESSAGE: MOV SBLE A		; transfer "S"			progi m
	JNB TI, \$ CLR TI RET					
	END					

(ISO/IEC - 27001 - 2013 Certified)

SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer





22426



SUMMER – 2022 EXAMINATION

Subject Name: Microcontroller and Application Model Answer Subject Code: