

SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. No.	Sub Q. N.		1	Answers		Marking Scheme
1	(A)	Attempt any <u>FIV</u>	E of the following:			10- Total Marks
	(a)	State ideal and pr i) Input r ii) Slew ra	actical value of given p resistance ite	arameters for Op-Amp IC	2-741	2M
	Ans:	Sr. no	Parameter	Ideal values	Typical Practical values	1/2 M for each
		1	Input resistance	x	2ΜΩ	value
		2	Slew rate	œ	0.5V/µs	



SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

(b)	Sketch the circuit diagram of Op-Amp based differential amplifier in open loop mode.	2M
Ans:	$Rin1 V_1 + Ad = Vin1 - Vin2$ $Rin2 V_1 + Ad$ $Rin2 V_1 + Ad$ $Rin2 V_1 + Ad$	2 M for correct sketch
(c)	List four specifications of LM 324.	2M
Ans:	 Supply voltage =32 V. Differential i/p voltage= -0.3 V to +32 V. Operating temp= 00 c to +700 c Input current =50mA. Power dissipation = molded DIP=1130mw Cavity DIP= 1260 mw 	Any 4- (Each 1/2M)
(d)	List any four merits of active filters over passive filters.	2M
Ans:	 Merits of active filters over passive filters:- 1. Less cost due to the variety of cheaper op-amp and absence of costly inductors. 2. Gain and frequency adjustment flexibility since the op-amp is able to providing gain; the input signal is not attenuated as in case of passive filters. 3. Active filter is easier to tune or adjust as compare to passive filters. 4. No loading problem because active filter provides excellent isolation between individual stages due to high input impedance. 5. Active filters are small in size and less bulky (due to absence of "L") and rugged. 	Any 4 (Each 1/2 M)



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	Draw sample and hold circuit using op-amp.	2M
Ans:	Circuit diagram: Input Basic sample Output buffer + V _{CC} + V _{OC} + V _O	2M for correct diagram
f)	Define following terms related with phase lock loop (PLL). i) Lock range	2M
	ii) Capture range	
Ans:	 i) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. 	1M
Ans:	i) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$	1M
Ans:	ii) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs	1M 1M
Ans:	i) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta FC$ Where $FC = FL / (2\pi * 3.6 * 103 * C)$	1M 1M
Ans:	i) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta FC$ Where $FC = FL / (2\pi *3.6 *103 * C)$ State the classification of filters based on frequency response.	1M 1M 2M
Ans: g) Ans:	ii) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta FC$ Where $FC = FL / (2\pi *3.6 *103 * C)$ State the classification of filters based on frequency response. The classification of filters based on frequency response are-	1M 1M 2M 1/2 mark for each
Ans: g) Ans:	ii) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta FC$ Where $FC = FL / (2\pi * 3.6 * 103 * C)$ State the classification of filters based on frequency response. The classification of filters based on frequency response are- i) High Pass Filter ii) Low Pass Filter	1M 1M 2M 1/2 mark for each type
Ans: g) Ans:	ii) Capture range i) Lock range: The range of frequencies over which the PLL can maintain the phase lock with the incoming signal Fs, is defined as the lock in range. Lock range = $FL = 2 \Delta FL$ Where $FL = 8 FO / V$ ii)Capture range : It is defined as the range of frequencies over which the PLL can acquire lock with the input signal Fs Capture range = $2 \Delta FC$ Where $FC = FL / (2\pi * 3.6 * 103 * C)$ State the classification of filters based on frequency response. The classification of filters based on frequency response are- i) High Pass Filter ii) Low Pass Filter iii) Band Pass Filter	1M 1M 2M 1/2 mark for each type



SUMMER - 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

л	
4	

uration of OP-AMP (any Closed loop configuration Present	12-Total Marks4M1 M for
uration of OP-AMP (any Closed loop configuration Present	4M
Closed loop configuration Present	1 M for
Present	each
	difference
Low	-
possible	-
Depends on the circuit	-
Very low	-
High	-
Can Control by adjusting feedback component	-
All application circuit such asamplifier, oscillator, filter ,adder subtracter or and so on	
stable	4
g	reedback component g All application circuit such asamplifier, oscillator, filter ,adder subtracter or and so on stable



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer

Ans:	Circuit Diagram:-	2M – Circuit diagram, 2M- Derivation
	The load resistor R2 is floating not connected to ground. The input voltage is applied to the non-inverting input terminal and the feedback voltage across R1 drives the inverting terminal. Writing KVL to the input loop, $V_{in} = V_{id} + V_F$	
	But Vid= 0 v since A is very large, $V_{in}=V_F$ $Vin=R_1*I_0$ $I_0=Vin/R_1$ Thus, Output current is proportional to input voltage. Input voltage is converted into an	
c)	output current. Sketch the Timer IC 555 based monostable multivibrator with suitable value of R and C for pulse width .	

SUMMER - 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423





Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	d)	Explain virtual ground concept. In which basic amplifier virtual ground is present.	4M
	Ans:	 Circuit diagram: Circuit diagram: In circuit point VA is virtual ground. Figure shows inverting amplifier using op-amp. In this circuit non-inverting terminal is connected to the actual ground. Due to this potential of inverting terminal become zero. Thus, inverting terminal is not actually connected to the ground. There after its potential is zero. Thus point VA is known as virtual ground point. This phenomenon of having zero potential without actually grounding is known as virtual ground concept. Virtual Ground is present in Closed Loop Inverting Amplifier Circuit. 	Circuit diagram 1M, Explainati on- 2 M, Applicatio n-1M
Q. No.	Sub Q. N.	Answers	Marking Scheme
3		Attempt any <u>THREE</u> of the following:	12- Total Marks
	a)	If $R_1 = 2K\Omega$, $R_F = 100 K\Omega$, $V_{CC} = \pm 15V$ and rms input voltage $V_i = 20mV$. Calculate the output voltage in inverting and non-inverting mode.	4M
	Ans:		



SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer

$$R_{1=Q,K,Q} = P_{1}f_{2} = 100k_{1}R_{1} = V_{TMS} = 2070Y_{1} = V_{0} - 9$$

$$V_{TMS} = \frac{1}{2K_{1}} = V_{0} \cdot 0$$

$$V_{P-P} = 24V_{2} + V_{1}m_{3}$$

$$= 2 + V_{2} + 2_{0} \times 1^{5}$$

$$V_{P+P} = 56.55 \text{ mV}$$
Inverting Mode:-

$$V_{0} = -\frac{Q_{1}}{R_{1}} + V_{P-P}$$

$$= -\frac{100 \times 10^{2}}{2 \times 10^{2}} + 56.56 \text{ mV}$$

$$\overline{V_{0}} = -2.828 \text{ V}$$
Non - Inverting Mode :-

$$V_{0} = (1 + \frac{150 \times 10^{2}}{2 \times 10^{2}}) + 55556 \times 10^{3}$$

$$V_{0} = 2.88 + 55 \text{ V}$$
IM



SUMMER - 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423





SUMMER - 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer





Subject Code:

Subject Name: Linear Integrated Circuit.

22423





SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer

		The output of the low pass filter, i.e., DC level is passed on to the VCO. The input signal is directly proportional to the output frequency of the VCO (fo). The input and output frequencies are compared and adjusted through the feedback loop until the output frequency is equal to the input frequency. Hence, the PLL works like free running, capture, and phase lock.	
_			
Q. No.	Sub Q. N.	Answers	Marking Scheme
4		Attempt any <u>THREE</u> of the following:	12- Total Marks
	(a)	Draw the circuit diagram to generate the following output using op-amps. $V_0 = 3V_1 + 2V_2 - 4V_3$: V_1 , V_2 , V_3 are input voltages.	4M
	Ans:	$V_{1} - \frac{4k}{V_{2}}$ $V_{2} - \frac{6k}{V_{2}}$ $V_{2} - \frac{6k}{V_{2}}$ $V_{3} + \frac{12k}{V_{3}}$ $V_{0} = 3V_{1} + 2V_{2} - 4V_{3}$ $V_{0} = \frac{12k}{4k} + \frac{12k}{6k} + \frac{12k}{3k} + \frac{12k}{3k}$	Correct diagram 4 mks
	(b)	Define the following parameters of op-amp i) Input bias current ii) Input offset current	4M



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	iii) Slew rate iv) CMRR	
Ans:	i) Input bias current- An input bias current IB is defined as the average of the two input bias current, IB1 & IB2,	Each correct
	IB = (IB1 + IB2)/2	definition -1 mks
	Where IB1= dc bias current flowing into the non - inverting input	
	IB2= dc bias current flowing into the inverting input	
	ii) Input offset current- The input offset current Iio is defined as the algebraic difference between two input bias currents	
	IB1 & IB2.	
	Iio = IB1 - IB2	
	iii) Slew rate- It is defined as the maximum rate of change of output voltage per unit time.	
	S.R .= $\Delta Vo / \Delta t$, Unit- V/ μ s.	
	iv) CMRR- It defined as the ratio of differential gain to the common mode gain. It is the ability of an amplifier to reject the common mode signal such as noise. Expressed in dB.	
(c)	Sketch the diagram of voltage follower. Why it is called voltage follower. State its one application.	4M
Ans:	Circuit diagram of voltage follower-	Diagram:2 mks; Voltage



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	$When R1 = \infty and RF = 0 the non-inverting amplifier gets converted into a voltage follower or unity gain amplifier.$	
	 When the non- inverting amplifier is configured so as to obtain a gain of 1, it is called as voltage follower or unity gain non- inverting buffer. Applications: (Any one) As a buffer amplifier so as to avoid the loading of the source. As the output stage. For impedance matching. 	
(d)	Sketch the op-amp based Wein Bridge Oscillator for frequency = 1KHz	4M
Ans:	Given- Frequency of oscillation F=1KHz F=1/2 π RC Let C=0.1 μ F 1 *10 ³ = 1/(2 π R* 0.1 *10 ⁻⁶) R=1592 Ω = 1.59 K Ω	1mks
	Let R1=RF=10 KΩ	1 mks



SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	$f = \frac{1}{2\pi RC}$	2mks OR As the question is sketch 4 mks for circuit with proper values can be given.
(e)	For IC 555 configured as astable multivibrator $R_{1=}5.6k\Omega$, $R_{2}=2.7 k\Omega$ and $C=0.1 \mu F$. Find the frequency of oscillation and duty cycle. Sketch its output waveforms	4 M
Ans:	Given: R1= 5.6 K Ω , R2= 2.7 K Ω and C= 0.1 μ F Solution: The time period of one cycle of the output voltage waveform is given by, T= Ton + Toff = 0.693 (R1 + 2R2) C = 0.693 [5.6 x 10 ³ + 2x (2.78 x 10 ³)] x 0.1 x 10 ⁻⁶	
	$\begin{bmatrix} = & 7.75 \times 10 \\ T = & 0.773 \text{ m sec} \\ \text{Therefore,} \\ \text{Hence the frequency of oscillations is given by,} \\ F = 1/T \end{bmatrix}$ (1M)	
	$F = 1/0.773 \times 10-3$ $F = 1.293 \text{ KHz}$ Duty cycle (D) = R1 + R2 / R1 + 2R2 $(5.6 \times 10^3) + (2.7 \times 10^3) + 2(2.7 \times 10^3)$	
	$= (3.6 \times 10) + (2.7 \times 10) / (3.6 \times 10) + 2(2.7 \times 10) = 8300 / 11000$	



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

16

Model Answer

Output waveform- $R_1 = R_A, R_2 = R_B$ $V_{\rm cc}$ Output voltage 0 t4 t3 4 Td or 2 T_c or T_{ON} OFF C discharges C charges through R_B and T₁ through $(R_A + R_B)$ (1 M) Marking Sub Q. Answers No. Q. Scheme N. 5. Attempt any <u>TWO</u> of the following: 12- Total Marks Identify waveforms shown in Figure No. 3. Name the circuit to obtain the above a) **6M** waveform. Sketch the circuit diagram for it.



SUMMER - 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423





SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

18



Q

SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

Model Answer

	 i) Inverting amplifier with gain 5 ii) Positive peak detector iii) Active integrator iv) Non-inverting zero crossing detector v) Non-inverting unity gain amplifier vi) Active differentiator 	
Ans:	$\begin{array}{c} y_{1} \leq c \\ & y_{1} \\ & y_{2} \\ & y_{3} \\ & y_{4} \\ & y_{5} \\ & y_{6} \\ & y_{6}$	1M FOR EACH W/F
Sub Q.	Answers	Marking Scheme



SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

6.		Attempt any <u>TWO</u> of the following :	12- Total Marks
	a)	For the given equation Sketch the circuit diagram and output waveforms for square wave input.	6M
		$\mathbf{V}_{\mathbf{O}} = -\mathbf{R}_{\mathbf{F}} \mathbf{C}_{1} \frac{d(t,t)}{dt}$	
	Ans:	The given equation is the output equation of a differentiator circuit- I = I = I = I = I = I = I = I = I = I =	Correct sketch 3 mks, input and output waveform s-3 mks



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

b)	Explain the operation of instrumentation amplifier using three op-amps with neat sketch.	6M
Ans:	Circuit diagram-	Circuit diagram 3 mks, operation – 2 mks, o/p equation – 1mks
	Operation -The high impedance instrumentation amplifier using cross coupled difference	
	A1 and A2 in Fig are basically non inverting amplifiers with their inverting (-) terminal connected to resistors R2 instead of connecting it to ground. As the input impedance of all OP- AMPs used in assumed to be infinite their input current is zero. Therefore current flowing through the resistors R1, R2 and R3 is same i.e. I and the output is given as- Vo-(1+2R1/R2)R4/R3*(V1-V2)	
	Vo(V1-V2)=Av=(1+2R1/R2)*R4/R3 The overall gain of Av of the three Op-Amp instrumentation amplifier is given by Av = Av1 x Av2 Hence by using a variable resistor R2 the overall gain can be easily and linearly varied. The output is then given by ,Vo = Av x (V1 – V2)	
c)	Design a second order low pass butter worth filter with a cut-off frequency 1.6KHz .	6M



Subject Code:

Subject Name: Linear Integrated Circuit.

22423

	sketch the designed circuit and its frequency response	
Ans:	sketch the designed circuit and its frequency response Given:- Cut off frequency Fc = 1.6 Khz Let Passband gain Af = 2 Pass band Gain (A _t) is given by the formula $A_f = 1 + \frac{R_f}{R_1}$ Here, $A_f = 2$ Therefore, $2 = 1 + \frac{R_f}{R_1}$ So, $1 = \frac{R_f}{R_1}$	Correct numerical values -2 mks, circuit diagram with compone nt values -2 mks, correct frequency response -
	Therefore, $R_f = R_1$ Let $R_f = 10k\Omega$ Therefore, $R_1 = 10k\Omega$ Assume $C = 0.01uF$ But $f_c = \frac{1}{2\pi RC}$ Given- Fc=1.6 Khz = 1600 Hz 1600=1/(2* π *R*0.01*10-6)	
	The designed circuit is-	



SUMMER – 2022 EXAMINATION

Subject Code:

Subject Name: Linear Integrated Circuit.

22423

