

#### SUMMER- 18 EXAMINATION

Subject Name: Embedded System

Model Answer

Subject Code:

17626

#### Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answers	Marking Scheme
No.	Q. N.		
1.	a)	Attempt any three of the following:	12 Marks
	<b>i</b> )	Explain the following pins of 8051 microcontroller.	<b>4M</b>
		a) $\overline{\text{PESN}}$ b) ALE c) $\overline{\text{EA}}$ d) RESET	
	Ans:	a) <b>PSEN(bar):</b> Pin 29 is the Program Store Enable Pin (PSEN). Using this pins, external Program Memory can be read.	(Each: 1 mark)
		b) <b>ALE</b> : Pin 30 is the Address Latch Enable Pin. Using this Pins, external address can be separated from data (as they are multiplexed by 8051).	
		c) <b>EA(bar):</b> Pin 31 is the External Access Enable Pin i.e. allows external Program Memory. Code from external program memory can be fetched only if this pin is LOW. For normal operations, this pins is pulled HIGH.	
		<ul> <li>d) Reset : Pin 9 is the Reset Input Pin. It is an active HIGH Pin i.e. if the RST Pin is HIGH for a minimum of two machine cycles, the microcontroller will be reset. During this time, the oscillator must be running.</li> </ul>	



## SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

ii)	State the purpose of the following branch instructions in 8051 microcontroller.	<b>4</b> M
	a) AJMP add b) LJMP add c) SJMP add d) JC Label	
Ans:	<ul> <li>a) AJMP, Add: AJMP unconditionally jumps to the indicated code address. The new value for the Program Counter is calculated by replacing the least-significant-byte of the Program Counter with the second byte of the AJMP instruction, and replacing bits 0-2 of the most-significant-byte of the Program Counter with 3 bits that indicate the page of the byte following the AJMP instruction. Bits 3-7 of the most-significant-byte of the Program Counter remain unchanged.</li> <li>b) LJMP add: The LJMP instruction transfers program execution to the specified 16-bit address. The PC is loaded with the high-order and low-order bytes of the address from the second and third bytes of this instruction respectively. No flags are affected by this instruction.</li> <li>c) SJMP add: The SJMP instruction transfers execution to the specified address. The address is calculated by adding the signed relative offset in the second byte of the instruction to the address of the following instruction. The range of destination addresses is from 128 before the next instruction to 127 bytes after the next instruction.</li> <li>d) Jc label: The JC instruction branches to the specified address if the carry flag is set. Otherwise, execution continues with the next instruction. No flags are affected by this instruction.</li> </ul>	(Each: 1 mark)
iii)	Draw the PSW register and explain each bit in detail.	<b>4</b> M
Ans:	PSW FORMAT: (MSB) 7 6 5 4 3 2 1 0(bit) 7 6 5 4 3 2 1 0(bit) CY AC FO RS1 RS0 OV - EXO Carty flag Auxiliary flag Overflow flag User defined flag (program/processor status word) OR Direct Addressing DOH CY AC FO RS1 RS0 OV - P Bit Address D7 D6 D5 D4 D3 D2 D1 D0 Carty Flag - D5 D4 D3 D2 D1 D0 Carty Fl	(Draw PSW format: 2 marks, Explanation: 2 marks )



**Model Answer** 

Subject Name: Embedded System

Subject Code:

17626

**Explanation:** The program status word (PSW) register is an 8-bit register. It is also referred to as the flag register. Although the PSW register is 8 bits wide, only 6 bits of it are used by the 8051. The two unused bits are user-definable flags.

#### CY, the carry flag:

This flag is set whenever there is a carry out from the D7 bit. This flag bit is affected after an 8-bit addition or subtraction. It can also be set to 1 or 0 directly by an instruction such as "SETB C" and "CLR C" where "SETB C" stands for "set bit carry" and "CLR C" for "clear carry". More about these and other bit-addressable instructions will be given in Chapter 8.

#### AC, the auxiliary carry flag:

If there is a carry from D3 to D4 during an ADD or SUB operation, this bit is set; otherwise, it is cleared. This flag is used by instructions that perform BCD (binary coded decimal) arithmetic. See Chapter 6 for more information.

#### P, the parity flag:

The parity flag reflects the number of 1 s in the A (accumulator) register only. If the A register contains an odd number of 1s, then P = 1. Therefore, P = 0 if A has an even number of 1s.

#### OV, the overflow flag:

This flag is set whenever the result of a signed number operation is too large, causing the high-order bit to overflow into the sign bit. The overflow flag is only used to detect errors in signed arithmetic operations.

<b>RS 1</b>	RS 0	Register Bank
0	0	Register bank 0
0	1	Register bank 1
1	0	Register bank 2
1	1	Register bank 3



# SUMMER- 18 EXAMINATION

**Model Answer** 

Subject Name: Embedded System

Subject Code:





Model Answer

Subject Name: Embedded System

Subject Code:

b)	Attempt any one of the following:	06 Marks
i)	Draw interfacing diagram of ADC with 8051 microcontroller. Write assembly or C language program to convert analog input data into digital using ADC for 8051.	6M
Ans:	C program         #include <reg51.h> #define ALE       P3_4 Hedfine OE         #include <reg51.h> #define ALE       P3_7 P3_7 P3_5</reg51.h></reg51.h>	(C Program: 3 marks, ALP: 3 marks)
	#define STARTP3_5#define EOCP3_6#define SEL_AP3_1	
	#define SEL_B P3_2 #define SEL_C P3_3 #define ADC_DATA P1 void main() {	
	unsigned char adc_data; /* Data port to input */	
	$ADC_DATA = 0xFF;$	



		SUMMER- 18 EXAMINATION		
Subject Name:	Embedded System	Model Answer	Subject Code:	17626
				17020
	ALE =	OE = START = 0;		
	while (1	1) {		
		/* Select channel 1 */		
		SEL_A = 1; /* LSB */		
		$SEL_B = 0;$		
		SEL_C = 0; /* MSB */		
		/\ T	*/	
		/* Latch channel select/addre	SS */	
		ALE = 1;		
		/* Start conversion */		
		START = 1;		
		ALE = 0;		
		START = 0; /* Wait for end of conversion	*/	
		/* wait for end of conversion	1 */	
		<b>while</b> (EOC == 1);		
		while (EOC == 0);		
		/* Assert Read signal */		
		OE = 1;		
		/* Read Data */		
		adc_data = ADC_DATA;		
		OE = 0;		
		/* Now adc data is stored */		
		/* start over for next conversion	ion */	
	}			
	}			
		OR		
204	51 Accomply longuage			
00.	51 Assembly language	program		
	ALE EQU P3.4			
	OE EQU P3.7	-		
	START EQU P3	.5		
	EOC EQU P3.6	1		
	SEL_A EQU P3.			
	SEL_B EQU P3.			
	SEL_C EQU P3.			
	ADC_DATA EQ ORG 0H			
	;DATA PORT TO			
	MOV ADC_DA' ;EOC AS INPUT			
	,EUC AS INPUT			I



Model Answer

Subject Name: Embedded System

Subject Code:

	SETB EOC ;REST OF OUTPUT SIGNALS CLR ALE CLR ALE CLR OE CLR START MAIN_LOOP: ;SELECT ANALOG CHANNEL 1 SETB SEL_A CLR SEL_A CLR SEL_B CLR SEL_C ;LATCH CHANNEL SELECT SETB ALE ;START CONVERSION SETB START CLR ALE CLR START ;WAIT FOR END OF CONVERSION JB EOC, \$ : \$ MEANS JUMP TO SAME LOCATION JNB EOC, \$ ;ASSERT READ SIGNAL SETB OE ; Read Data MOV A, ADC_DATA CLR OE ADC DATA IS NOW IN ACCUMULATOR ;START OVER FOR NEXT CONVERSION SJMP MAIN_LOOP END	
ii)	Describe the concept of multitasking In RTOS.	6M
Ans:	Scheduling of Multiple Tasks in Real Time by RTOS         An RTOS lets the system schedule the various tasks in real time. A real time system responds to th event within a bound time limit and within an explicit time. A scheduler for the time-constrained tasks can be understood by a simple example.         Task C1       Task C2       Task C3       Task C4       Task C5         Task C1       Task C2       Task C3       Task C4       Task C5         Transmit by Writing at Port A and Successive Place it at Queue         Task C1 to Task C5         Task C1 to Task C5	(Descriptions: 4 marks ,Diagram: 2 marks)
	Fig a Five task C1-C5	



Model Answer

Subject Name: Embedded System

Subject Code:

	Time	Processor Context	Saved Context	Task C1	Task C2	Task C3	Task C4	Task C5	
	0-10 ms	Task C1							1
	10-13 ms	Task C2		<ul> <li>Image: A start of the start of</li></ul>					1
	13-15 ms	Task C3	C2	<ul> <li>Image: A start of the start of</li></ul>	?				]
	15-17 ms	Task C4	C2,C3	1	7	?			1
	17-20 ms	Task C5	C2,C3,C4		7	7	7		]
				Started/Initial	ed 📃				
			Blocked after	r Saving Cont	ext 🛛 ?				
				Runn	-				
		Te	me Slicing Sched	Finish		 al			
			energy control						
2 3 4	<ul> <li>Task C2:</li> <li>Task C3:</li> <li>Task C4:</li> <li>Task C5:</li> <li>Figure contexts</li> </ul>	Read Port A a Decrypt the M Encode the M Transmit the (a) shows five in five time sch ms, respectivel C1 is schedule	the stage at port A and put the mess Message from m dessage from the encoded message e tasks, C1 to C5 nedules, between y. Let RTOS ini- ted by RTOS to b t. If it is known	sage in a mess essage queue. e queue. the from the q 5, that are to n 0 to 10 ms, titate C1 to C ring it in run	sage que e. ueue to F be schedu 10 to 13 5. Let the ning state	Port B. aled. Figu ms, 13 to ere be RT e from its aillisecon	C tick ir blocked d a byte	state as reaches	ms and at each soon as port A,
	a timer tr let a time running. Figure		the different tir	every 10 ms.	Fask C1 f				



Subject Name: Embedded System

<u>Model Answer</u>

Subject Code:

2.		Attempt any four of	f the follo	owing:			16 Marks
	a)	Explain the followin B after the execution MOV A, # 38 H ADD A, # 54 H DA A MOV B, A	4M				
	Ans:	Instruction			Explanation		(Each step: ½
		MOV A,#38H Add A,#54H				immediately in to A register ith content of A and store gister	
		DAA			carry generate	on factor 6 with result if es or in valid result	
		MOV B,A A register has : has 92H	92 H	& B register	Store the rest	ult in to B register	
	<b>b</b> )	Explain the assembl	ler direct ORG	tives. iii) EQU	J iv) END		4M
	Ans:	Ans: DB (define byte): The DB directive is the most widely used data directive in the assembler. It is used to define the 8-bit data. When DB is used to define data, the numbers can be in decimal binary, hex, or ASCII formats. For decimal, the "D" after the decimal number is optional, but using "B" (binary) and "H" (hexadecimal) for the others is required. To indicate ASCII, simply place the characters in quotation marks examples:					(1 mark each )
			ORG	500H			
		DATA1:	DB	28		;DECIMAL(1C in he	x)
		DATA2 : DATA3 :	DB DB ORG	00110101) 39H 510H	B	;BINARY (35 in he ;HEX	x)
		DATA4 :	DB ORG	"2591" 518H		;ASCII NUMBERS	
		DATA6:	DB	"My name	is Joe"	;ASCII CHARACTERS	
		comes after ORG can H, it is decimal and t Example ORG 00301 <b>3)EQU (equate):</b>	e address. The number that e number is not followed by nemory location. The EQU				



## SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

		-
	directive does not set aside storage for a data item but associates a constant value with	
	a data label so that when the label appears in the program, its constant value will be	
	substituted for the label. The following uses EQU for the counter constant and then	
	the constant is used to load the R3 register.	
	COUNT EQU 25	
	MOV R3, #COUNT	
	4)END directive:	
	Another important pseudo code is the END directive. This indicates to the assembler	
	the end of the source (asm) file. The END directive is the last line of an 8051	
	program, meaning that in the source code anything after the END directive is ignored	
	by the assembler.	
	Example:	
	ORG 00h	
	MOV A,#25H	
	END	
<b>c</b> )	Explain the following instructions of 8051 microcontroller.	<b>4M</b>
	i) XCH A, RI ii) ADD A, 40 H iii) DJNZ R <sub>n</sub> , add iv) ADD A, # 40H	
Ans:	i)XCH A, R1:	(1 mark each )
	Evelopees the value of the Assumulator with the value contained in weight wDI	
	Exchanges the value of the Accumulator with the value contained in <i>registerR1</i>	
	$(A) \stackrel{\longrightarrow}{\longleftarrow} (R1)$	
	$(A) \leftarrow (K1)$	
	ii) ADDA,40H :	
	Adds the content of data memory 40H or direct byte from data memory location	
	40H to the accumulator	
	$[A+(40)] \longrightarrow [A]$	
	iii) DJNZ Rn, Add:	
	DJNZ decrements the value of register by 1. If the initial value of register is 0,	
	decrementing the value will cause it to reset to 255 (0xFF Hex). If the new value	
	of register is not 0 the program will branch to the address indicated by relative addr.	
	If the new value of register is 0 program flow continues with the instruction following	
	the DJNZ instruction.	
	iv)ADD A,#40H :	
	add immediate 8 bit data 40H with A and store the result in A	
	add immediate 8 bit data 40H with A and store the result in A Operation: (A) $\leftarrow$ (A) + #40H	



# SUMMER- 18 EXAMINATION

Subject Name: Embedded System

<u>Model Answer</u>

Subject Code:

d) What is a dead lock? How it can be prevented?	4M
<ul> <li>Ans: A deadlock, also called as deadly embrace, is a situation in which two threads are each unknowingly waiting for resource held by other.</li> <li>Assume thread T1 has exclusive access to resource R1.</li> <li>Thread T2 has exclusive access to resource R2.</li> <li>If T1 needs exclusive access to R2 and T2 needs exclusive access to R1,</li> <li>Neither thread can continue.</li> <li>They are deadlocked.</li> <li>The are deadlock is for threads to:         <ul> <li>Acquire all resources before proceeding</li> <li>Acquire the resources in the same order</li> <li>Release the resource in the revere order</li> <li>Deadlock is the situation in which multiple concurrent threads of execution in a system are blocked permanently because of resources and multiple concurrent threads of execution contending for these resources. Each thread of execution can acquire multiple resources of various types throughout its lifetime.</li> <li>Potential for deadlock exist in a system in which the underlying RTOS permits resources sharing among multiple threads of execution.</li> </ul> </li> <li>Following is a deadlock situation between two tasks.</li> <li>Following is a deadlock situation between two tasks.</li> <li>We can prevent Deadlock by eliminating any of the following</li> <li>Mutual Exclusion</li> <li>Hold and Wait</li> <li>No preemption</li> <li>Circular wait.</li> </ul>	(Dead lock: 2 marks, Prevention : 2 marks)



# SUMMER- 18 EXAMINATION

Subject Name: Embedded System

Model Answer Subject Code:

	State any eight features of 8051 micro controller.	<b>4M</b>
Ans:	<ol> <li>8bit CPU</li> <li>16-bit Program Counter</li> <li>8-bit Processor Status Word (PSW)</li> <li>8-bit Stack Pointer</li> <li>Internal RAM of 128bytes</li> <li>Special Function Registers (SFRs) of 128 bytes</li> <li>32 I/O pins arranged as four 8-bit ports (P0 - P3)</li> <li>Two 16-bit timer/counters : T0 and T1</li> <li>Two external and three internal vectored interrupts</li> <li>One full duplex serial I/O</li> <li>4 KB on chip program memory.(ROM)</li> <li>8-bit data bus</li> <li>16-bit address bus</li> <li>Heit as well as byte addressable RAM area of 16 bytes.</li> <li>Microsecond instruction cycle with 12 MHz Crystal.</li> </ol>	(Any eigh Features:1/2 mark each)
<b>f</b> )	List the alternate functions of 8051 port 3 pins.	4M
·		
<i>.</i>	Port Pin Alternate Function	(Function of each Correct port pin: 4 marks)
,	Port Pin Alternate Function	(Function of each Correct port pin: 4
·	P3.0 RXD (serial input port)	(Function of each Correct port pin: 4
,	P3.0 RXD (serial input port) P3.1 TXD (serial output port)	(Function of each Correct port pin: 4
·	P3.0RXD (serial input port)P3.1TXD (serial output port)P3.2INTO (external interrupt 0)	(Function of each Correct port pin: 4
·	P3.0RXD (serial input port)P3.1TXD (serial output port)P3.2INT0 (external interrupt 0)P3.3INT1 (external interrupt 1)	(Function of each Correct port pin: 4
Ans:	P3.0RXD (serial input port)P3.1TXD (serial output port)P3.2INT0 (external interrupt 0)P3.3INT1 (external interrupt 1)P3.4T0 (Timer 0 external input)	(Function of each Correct port pin: 4
,	P3.0RXD (serial input port)P3.1TXD (serial output port)P3.2INT0 (external interrupt 0)P3.3INT1 (external interrupt 1)	(Function of each Correct port pin: 4 marks)



Model Answer

Subject Name: Embedded System

Subject Code:





Subject Name: Embedded System

# Model Answer

Subject Code:

b)	Draw the structure of PORT 0 of 8051. Why pull up resistors are required here?	<b>4</b> M
Ans:	ADDR/Data VCC VCC P0.X P0.X P0.X P0.X P1 P0.X P1 P1 P1 P1 P1 P1 P1 P1 P1 P1	( Structure: 2 marks, Requirement : 2 marks)
	The pins of P0 are connected internally to an "open drain" circuit (similar to open	
	collector but using MOS transistors). Therefore, it must be connected to an external pull-up resistor to operate properly as an output port	
		414
<b>c</b> )	Write a program in assembly or C language to generate a square wave of 10 KHz on pin P2.4 of 8051 using timer 0.	<b>4M</b>
Ans:	Initial count Calculations:	( Count
	Assume XTAL frequency is 11.0592 MHz.	calculation: 1 mark, Program: 3
	Frequency = 10 KHZ	marks)
	Therefore Time period T = $1/10$ KHZ = 0.1 ms	
	Therefore Required time delay = $0.1 \text{ms} / 2 = 0.05 \text{ ms} = 50 \text{usec}$ .	
	Required time delay = $(12 / Fosc) \times number of increments (N)$	
	50us = (12 / 11.0592MHZ) x number of increments (N)	
	50us = 1.085 usec. x N	
	N = 46	
	Using TIMER 0 in MODE 1,	
	INITIAL COUNT = $2^{16}$ - N	
	INITIAL COUNT = 65536 – 46 = 65490 = FFD2 H	
	Therefore TH1 = 0XFF & TL1 = 0XD2	



Subject Name: Embedded System

# Model Answer

Subject Code:

ASSEMBLY PROGRAM PROGRAM: ORG 0000H MOV TMOD,#01H ;TIMER 0, MODE 1 AGAIN:MOV TH0,#0FFH ;Load higher byte of count MOV TL0,#0D2H ; load lower byte of count SETB TR0 ;start timer 0 HERE: JNB TF0,HERE ;CHECK IF TF0 IS SET CPL P2.4 ; Complement P2.4 CLR TR0 ; IF TF0 =1 , STOP TIMER 0 CLR TF0 ; CLEAR TF1 SJMP AGAIN ;REPEAT AGAIN END OR	
<u>'C' LANGUAGE PROGRAM</u>	
<pre>#include <reg51.h> void T0M1Delay(void); sbit SQR=P2^4; void main(void) {</reg51.h></pre>	
while (1) // repeat forever	
{	
$SQR = \sim SQR$ ; // Complement bit P2^4	
T0M1Delay(); // delay of 50 usec.	
} // end of while	
} // end of main	
void T0M1Delay(void)	
{	
TMOD=0x01;//timer0 mode1	
TH1=0XFF; // Load higher byte of count	
TL1=0XD2; // load lower byte of count	
TR0=1; // start timer1	
while (TF0==0); // wait for Timer to overflow	
TR0=0; // stop timer1	
TF0=0; // clear TF1	
}	



Т

#### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2013 Certified)

## SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

d)	Explain	the features of RTOS. How it differ fro	m general operating system?	<b>4M</b>
Ans:	<ol> <li>Multitian the system.</li> <li>Thread</li> <li>International and the system.</li> <li>International and the system.</li> <li>International and the system.</li> <li>Prioritian and the system.</li> <li>Short International and the system.</li> <li>Short International and the system.</li> <li>Short International and the system.</li> </ol>	of RTOS: hreading & pre-emptibility: The schedul tem and allocate the resource to the thread d Priority: All tasks are assigned priority le task communication and synchronizati ch other in a timely fashion and ensuring d ty inheritance: RTOS should have large to riority inversion using priority inheritance atencies: The latencies are short and predec ching latency, interrupt latency, interrupt d ol to memory management: To ensure priority puld provide way for task to lock its code a	that needs it most even at peak load. evel to facilitate the preemption. <b>on:</b> Multiple tasks pass information ata integrity number of priority levels and should efined. ispatch latency edictable response to an interrupt, an	( Any Four Features: ½ mark each, Difference( An four points): ½ mark)
	Sr.no.	General / Desktop O.S.	RTOS	
	1.	Does not have deterministic time response	It has deterministic time response	
	2.	Generalized kernel	Real time kernel	
	3.	There is no task deadline	There is task deadline in RTOS	
	4.	Memory required depends on version	Memory required( footprint) is less	
	5.	Applications are compiled separately from O.S.	Applications are compiled and link with RTOS	
	6.	It is used in general desktop computer	It is used in embedded systems	
	7.	It is less reliable	It is more reliable	



## SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

<b>e</b> )	State any eight applications of embedded system.	4M
Ans:	<ol> <li>Security systems</li> <li>Telephone and banking</li> <li>Defense and aerospace</li> <li>Communication</li> <li>Displays and Monitors</li> <li>Networking Systems</li> <li>Image Processing</li> <li>Network cards and printers</li> <li>Digital Cameras</li> <li>Set top Boxes</li> <li>High Definition TVs</li> </ol>	Any eight-( <sup>1</sup> / <sub>2</sub> mark Each application)
<b>f</b> )	Explain with example what do you mean by share data problem? How it is avoided?	4M
Ans:	<ul> <li>A real time operating system intended to serve real time application process data in real time; with processing time in milliseconds.</li> <li>Essentially, RTOS has an advanced algorithm for scheduling multiple tasks. One of the key expectations from RTOS is to be able to quickly and predictably respond to multiple tasks.</li> <li>The challenge of running multiple tasks is of sharing of common resource; it could be memory, I/O address or device.</li> <li>For example If task 1 calls a function Read X for reading a shared data that is being interrupted and being modified by task 2, there is a chance that data read by task 1 is erroneous.</li> <li>If access to shared resource is not synchronized, it may lead to unpredictable behavior of the task.</li> <li>If a variable is used in two different processes and another task interrupts before the operation on that data is completed, then the value of the variable may differ from the one expected if the earlier operation has been completed. This condition is known as shared data problem.</li> <li>Methods to avoid shared data problem: <ul> <li>Semaphore</li> <li>mailbox</li> <li>mutex</li> </ul> </li> </ul>	( Explanation: 2 marks, Example: 1 mark, How to avoid: 1 mark)



#### SUMMER- 18 EXAMINATION

Subject Name: Embedded System

Model Answer

Subject Code:





Model Answer

Subject Name: Embedded System

Subject Code:

	Diagram shows common cathode seven segment display interfaced with 8051. Segments are connected to port 1 of 8051. Common pin of display is grounded. To turn ON the segment port pin should output logic high.	-
	(**Note: common anode display can also be interfaced. Accordingly common pin should be connected to VCC (+5v dc) and port pins should output logic 0 to turn on the segment**)	
ii)	Explain various debugging tools used in embedded system.	<b>4</b> M
Ans:	1) Emulator : An emulator is hardware or software or both that duplicates (or <i>emulates</i> ) the functions of one system using a different system, so that second system behaves like the first system. Emulation refers to the ability of a computer program in an electronic device to emulate (imitate) another program or device. A hardware emulator is an emulator which takes the form of a hardware device. Emulation tricks the running software into believing that a device is really some other device. Emulator uses the circuit consisting of the microcontroller or processor itself. The emulator emulates the target system with extended memory and with codes downloading ability.	( Any four Debugging Tools: 4 marks
	2) In-Circuit Emulator (ICE): An in-circuit emulator (ICE) is a hardware device used to debug the software of an embedded system. The ICE is temporarily installed between the embedded system and an external terminal or personal computer so that the programmer can observe and alter what takes place in the embedded system. ICE uses another circuit with a card that connects to target processor through a socket. ICE provides greater flexibility and ease for developing various applications on a single system instead of testing multiple targeted systems	
	3) Simulator:	
	Simulator is a development and debugging tool It is a software that simulates (imitates) all operations of microprocessor /microcontroller. It provides interactive method for developing programs. It provides detailed information of all internal registers, memory and peripherals on monitor. It provides facility to run single step through source program It allows to view/edit contents of registers/memory .It allows to set multiple breakpoints .It simulates the inputs from interrupts , timers, ports, peripherals. It also simulates real time processes	
	4) Debugger:	
	It is a special program used to find errors ( <i>bugs</i> ) in other programs(target program). A debugger allows a programmer to stop a program at any point and examine and change the values of variables. It includes features like simple and complex breakpoints, watch windows, execution control, logic analyzer etc.eg. Keils $\mu$ Vision	



Model Answer

Subject Name: Embedded System

Subject Code:

	Debugger					
	<ul> <li>5) JTAG port:</li> <li>It is debugging tool to debug programs running on target system. Joint Access Group(JTAG) standardized a mechanism for providing debugging through a port called JTAG port. JTAG port provides access to the internals of processor. The standard IEEE1149.1a-1993 gives details of protocol used in JTAG port. Using a technique called Boundary Scan the connections between processor and the memory/peripherals can be probed by giving appropriate signals at output pins and reading response from input pins.</li> <li>State four features of embedded system.</li> </ul>					
ŕ	State four reatures of embedded system.	( any four-1				
Ans:	<ul> <li>Ans:</li> <li>1) Embedded systems are designed to do some specific task, rather than be a general-purpose computer for multiple tasks. Some also have real-time performance constraints that must be met, for reasons such as safety and usability; others may have low or no performance requirements, allowing the system hardware to be simplified to reduce costs.</li> <li>2) Embedded systems are not always standalone devices. Many embedded systems consist of small, computerized parts within a larger device that serves a more general purpose</li> <li>3) The program instructions written for embedded systems are referred to as firmware, and are stored in read-only memory or Flash memory chips. They run with limited computer hardware resources: little memory, small or non-existent keyboard and/or screen.</li> <li>4) Size &amp; Weight: Microcontrollers are designed to deliver maximum performance for minimum size and weight. A centralized on-board computer system would greatly</li> </ul>					
	outweigh a collection of microcontrollers.					
	5) <b>Efficiency</b> : Microcontrollers are designed to perform repeated functions for long periods of time without failing or requiring service.					
iv)	State the Difference between microcontroller and microprocessor ( any four).	<b>4</b> M				
Ans:	S.No Microprocessor Microcontroller	(Any four-1				
	1 A microprocessor is a general purpose A microcontroller is a dedicated chip device which is called a CPU which is also called single chip computer.	mark Each difference)				
	2       A microprocessor do not contain on chip I/O Ports, Timers, Memories etc       A microcontroller includes RAM, ROM, serial and parallel interface, timers, interrupt circuitry (in addition to CPU) in a single chip.	unici ciict)				
	3 Microprocessors are most commonly used as the CPU in microcomputer systems control-oriented applications.					



### SUMMER- 18 EXAMINATION

Model Answer

Subject Name: Embedded System

Subject Code:

b)	mainly nibb5Microproce mainly intervolumes of6Microproce is complex7The Instruct is complex instructions	essor based system d and expensive ction set of micropro with large number of ocessor has zero state	le addre are Micr large cater outpu lesign Micr rathe cessor The f very instru have	rocontroller in essable as well cocontrollers h ing to the cont its. cocontroller ba r simple and c instruction set simple with le only 35 instru icrocontroller	as byte addre ave instruction rol of inputs a used system do ost effective of a Microco ss number of x: PIC microco actions.	essable. on sets and esign is ontroller is controllers	06 Marks
-		0	, .	0.0051		<b>XX</b> 7 •4	
i)		diagram of steppe pper motor in ant					6M
Ans:	8051 Full step excitation	P O R T 2	4.7k 9 4.7k 9 ULN280.		OLAR STEPPER 1	B	( Inter facing: 3 marks, Program: 3 marks)
		P2.3	P2.2	P2.1	P2.0	Hex	
	STEP	Α	В	С	D	value	
	1	1	0	0	1	99 H	
	2	1	1	0	0	ССН	
	3	0	1	1	0	66 H	
	4	0	0	1	1	33H	



Model Answer

Subject Name: Embedded System

Subject Code:

	<ul> <li>Program to rotate motor continuously in Anti-clockwise direction</li> <li>ASSEMBLY LANGUAGE PROGRAM         <pre>ORG 0000H             UP:MOV P2 ,#33H ; Send first step sequence to Port 2             ACALL DELAY             MOV P2 ,#66H ; Send second step sequence to Port 2             ACALL DELAY             MOV P2 ,#0CCH ; Send third step sequence to Port 2             ACALL DELAY             MOV P2 ,#99H ; Send fourth step sequence to Port 2             ACALL DELAY             MOV P2 ,#99H ; Send fourth step sequence to Port 2             ACALL DELAY             MOV P2 ,#99H ; Send fourth step sequence to Port 2             ACALL DELAY             MOV P2 ,#99H ; Send fourth step sequence to Port 2             ACALL DELAY             SJMP UP             DELAY SUBROUTINE             DELAY SUBROUTINE             DELAY :MOV R1,#0FFH             HERE:MOV R2,#0FFH             HERE:DJNZ R2 , HERE             DJNZ R1 , THERE             ACALL DELAY             MOV P2 ,#0FFH             THERE             ACALL DELAY             ACALL D</pre></li></ul>	
ii)	RET <b>Explain with diagram four timer modes in 8051.</b>	6M
Ans:	There are four timer / counter modes: 1. MODE 0 - 13 bit Timer / Counter: In mode 0, the timer/counter is configured as a 13-bit timer/counter. The upper 8 bits of the count are in TH . The lower 5 bits are in the lower 5 bits of TL. The upper 3 bits of TL are not used. The TFx flag will be set when the timer /counter Overflows from all 1's to all 0's. The timer continues to count. Pulse Input (Figure 2.11) TLX 5 Bits THX 8 Bits TFX Interrup	(Explanation of each mode:1 and <sup>1</sup> / <sub>2</sub> mark)



**Model Answer** 

Subject Name: Embedded System

Subject Code:





all the interrupts are disabled.

#### SUMMER-18 EXAMINATION Subject Name: Embedded System **Model Answer** Subject Code: 17626 Pulse TLO 8 Bits TFO Interrupt Input THO 8 Bits TF1 Interrupt f/12 TR1 Bit In TCON 5. Attempt any four of the following: 16 Marks Draw and describe IE SFR of 8051. a) **4M** Interrupt Enable register (IE): Byte Address: A8H, bit address A8H to AFH (Format: 2 Ans: marks, **Explanation: 2** ET2 ES ET1 EX1 ET0 EA \_ EX0 marks) EX0 : External interrupt0 (*INT*0) enable bit ET0: Timer-0 interrupt enable bit EX1 : External interrupt1 (*INT*1) enable bit ET1 : Timer-1 interrupt enable bit ES : Serial port interrupt enable bit ET2 : Timer-2 interrupt enable bit, not for 8051, reserved for future use EA : Enable All bit When EA bit is 0, it is called as global disable i.e. all the maskable interrupts are disabled. And when EA is 1, it enables those interrupts which have their bit set in IE register. i.e. when EA and ET1 is set, and all other bits are reset, this enables the timer1 interrupt. Bit0 to bit5 i.e. all the bits except EA bit are the local enable/ disable bit. When the bit is zero then the respective interrupt is disabled. And when the bit is set and EA is also set, then the respective interrupt is enabled. But if interrupt bit is set and EA=0,



Subject Name: Embedded System

Model Answer

Subject Code: 17626

<b>b</b> )	Write ALP to move 10 bytes of data from internal RAM memory address 40H to internal RAM located from 50 H as starting address.	4M
Ans:	ORG 0000h : Starting address	(Correct
	MOV R0,#40h : Source address	program: 4 marks,
	MOV R1,#50h : destination address	(Comments
	CLR A : Clear A	optional))
	MOV R2,#0Ah : Number of bytes to be transfer	
	L1: MOV A,@R0 : Take first number from source in A	
	MOV @R1,A : move first number to first destination	
	INC R0 : increment source address	
	INC R1 : increment destination address	
	DJNZ R2,L1 : transfer all numbers till count becomes zero	
	SJMP \$ : wait	
	END	
	(**NOTE: Program may change. Please check the logic and understanding of students. ** )	
<b>c</b> )	Write a program for serial data transfer. "G "at 9600 baud rate continuously.	4M
Ans:	We are assuming crystal value 11.0592MHz. Timer clock Frequency is= XTAL/12	(4 Marks for correct program
	= 11.0592MHz /12=921.6KHz	
	UART Frequency= Timer clock Frequency/32	(Either assembly
	= 921.6KHz / 32= 28.8 KHz	language)
	Baud rate = UART Frequency/ COUNTER Value	OR
	COUNTER Value = UART Frequency/ Baud Rate	C language
	= 28.8KHz / 9600	(students can
	= 3 As timer in microcontroller is upcounter / timer, so counter value	also skip calculation for baud rate, can



Subject Name: Embedded Sys	tem <u>Model Answer</u>	Subject Code:	17626
	= -3		directly load
	Hex count=255-3=252= <b>FDh</b>		value in TH for given baud
ORG 0000H			rate)
MOV SCON, #50H	; serial port mode 1		
MOV TMOD, #20H	H ;timer mode 2 (config	gure timer 1 in auto-re	eload)
MOV TH1, #-3	;reload value for 9600	) baud (or MOV	
TH1,#0FD)			
SETB TR1	;start timer1		
LOOP: MOV SBU	F, #'G' ;transmit character		
WAIT: JNB TI, WA	AIT ; wait for end of trans	mission	
CLR TI	;clear TI		
CLR TR1 stop time	r1		
JMP LOOP ;re-tran	asmit		
END			
	OR		
(Using C language	e)		
28800 is the maxim	um baud rate of the 8051 microcontrol	ler	
28800/9600= 3			
That baud rate '3'	or hex 0FD is stored in the timers.		
#include <reg51.h></reg51.h>			
void main()			
{			
SCON=0×50;	//start the serial of	communication on po	ort
mode1			
TMOD=0×20;	//selected the time	er mode	
TH1=- 3;	// load the baud ra	te (TH1 =0x0FD)	



### SUMMER- 18 EXAMINATION

Model Answer

Subject Name: Embedded System

Subject Code:

	TR1=1;	//Timer ON	
	SBUF = 'G';	// transmit character	
	while(TI==0);	//wait for end of transmission	
	TI=0;	// clear TI	
	TR1=0;	//OFF the timer	
	while(1);	//continuous loop	
	}		
		n may change. Please check the logic and understanding of	
d)	students.** ) Describe the conce	pt of device driver in embedded system.	4M
Ans:	<ul> <li>parallel ports &amp;</li> <li>A device access writing, discontraddresses of devices at the I/O</li> <li>The concept of I/Os and interrup</li> <li>Each device in a driver function</li> <li>A device driver the interaction vertex and vertex</li></ul>	em hardware has devices which communicate through serial & buses, There also may be ports for real time voice and video I/Os s is required for opening, connecting, binding, reading, and hecting or closing it. Processor accesses a device using the rice registers & buffers. These devices could be internal devices, O ports, peripheral devices etc. interrupt service routine is used to address & service the device ofts a system needs device driver routines. An ISR relates to a device is a function used by a high level language programmer & does with device hardware & communicates data to the device, sends ds to the device & runs the codes for reading the device data.	( Description: 4 marks)



#### SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

17626

Draw interfacing diagram of 4x4 matrix keyboard with 8051 microcontroller. **4M** e) ( Correct Ans: diagram: 4 marks) Vcc 24 2 2 Port 1 0 3 P1.0 7 R5 6 6 ć N P1.1 8 B R6 P1.2 N 0 F R7 G 0 P1.3 5 R8 PO.0 1 PO.1 P0.2 Po.3 OR



Subject Name: Embedded System

Model Answer Subject Code:

```
17626
```

	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
f) Ans:	Describe the concept of SOC in embedded system. (**Note: Consider any example of SOC given by students. **)	4M (Description: 4
	SOC in Embedded System:	marks) Description
	SOC is a System on Chip that has all needed analog as well as digital circuits,	without
	processors and software.	example can be given full
	System on Chip Embeds following:	marks.
	• Embedded processor GPP or ASIP core,	
	• Single purpose processing cores or multiple processor cores,	
	• A network bus protocol core,	
	• An encryption and decryption functions cores,	
	• Cores for FFT and Discrete cosine transforms for signal processing applications,	
	• Memories	
	• Multiple standard source solutions, called IP (Intellectual Property) cores,	
	• Programmable logic device and FPGA (Field Programmable Gate Array) cores.	



Subject Name: Embedded System

SUMMER-18 EXAMINATION **Model Answer** 

Subject Code:





**Model Answer** 

Subject Name: Embedded System

Subject Code:





Subject Name: Embedded System

Model Answer S

Subject Code:

17626

modification, testing, simulation, debugging till it works according to final specifications. Once done with, the code is downloaded in ROM (instead of flash memory) in the target system. b) What is intertask communication? State the various mechanism to achieve it. **4M** (\*\*Note: Explanation of mechanism is optional\*\*) (Defining: 2 Ans: **Inter-task communication:** Different tasks in an embedded system typically must marks, stating share the same hardware and software resources or may rely on each other in order to mechanisms: 2 function correctly. For these reasons, embedded OSs provide different mechanisms marks) that allow for tasks in a multitasking system to intercommunicate and synchronize their behavior so as to coordinate their functions, avoid problems, and allow tasks to run simultaneously in harmony. Embedded OSs with multiple intercommunicating processes commonly implement interprocess communication (IPC) and synchronization algorithms based upon one or some combination of memory sharing, message passing, and signaling mechanisms. With the shared data model shown in Figure, processes communicate via access to shared areas of memory in which variables modified by one process are accessible to all processes. Process 1 Memory Shared Data Process 2 Process N Memory sharing. While accessing shared data as a means to communicate is a simple approach, the major issue of race conditions can arise. A race condition occurs when a process that is accessing shared variables is pre-empted before completing a modification access, thus affecting the integrity of shared variables. To counter this issue, portions of processes that access shared data, called critical sections, can be earmarked for mutual exclusion (or Mutex for short). Mutex mechanisms allow shared memory to be locked up by the process accessing it, giving that process exclusive access to shared data. Embedded OS offers three different mechanisms for inter-task communication: semaphores, mailboxes, and message passing.



# SUMMER- 18 EXAMINATION

Subject Name: Embedded System

Model Answer

Subject Code:

TCON Forma	t:	for	rks( 1mark format and
тсс	0 DN TF1 bit7		ark for eling))
Bit	Symbol	TCON Bit Function	
7	TF1	Timer 1 Overflow flag. Set when timer rolls from all 1's to 0. Cleared when processor vectors to execute interrupt service routine located at program address 001Bh.	
6	TR1	Timer 1 run control bit. Set to 1 by program to enable timer to count; cleared to 0 by program to halt timer.	
5	TF0	Timer 0 Overflow flag. Set when timer rolls from all 1's to 0. Cleared when processor vectors to execute interrupt service routine located at program address 000Bh.	
4	TR0	Timer 0 run control bit. Set to 1 by program to enable timer to count; cleared to 0 by program to halt timer.	
3	IE1	External interrupt 1 Edge flag. Set to 1 when a high-to-low edge signal is received on port 3.3 ( <del>INT1</del> ). Cleared when processor vectors to interrupt service routine at program address 0013h. Not related to timer operations.	
2	IT1	External interrupt 1 signal type control bit. Set to 1 by program to enable external interrupt 1 to be triggered by a falling edge signal. Set to 0 by program to enable a low-level signal on external interrupt 1 to generate an interrupt.	
1	IEO	External interrupt 0 Edge flag. Set to 1 when a high-to-low edge signal is received on port 3.2 ( <del>INT0</del> ). Cleared when processor vectors to interrupt service routine at program address 0003h. Not related to timer operations.	
0	ITO	External interrupt 0 signal type control bit. Set to 1 by program to enable external interrupt 1 to be triggered by a falling edge signal. Set to 0 by program to enable a low-level signal on external interrupt 0 to generate an interrupt.	



Subject Name: Embedded System <u>M</u>

SUMMER- 18 EXAMINATION Model Answer

Subject Code:

4	GATE C/T	M1 N	40 GATE	C/T	M1	MO
	TIM	MER 1		TIME	R 0	-
	<b>this register ha</b> enables and disa			i signal b	rought to t	he INT
<b>1</b> - Tim	ner 1 operates on	ly if the INT	bit is set.			
<b>0</b> - Tim	ner 1 operates reg	gardless of the	e logic state of	the INT	l bit.	
	-	-				
	selects pulses to	-	by the timer/c	counter 1	:	
	-	-	by the timer/c	counter 1	:	
C/ <del>T1</del> s	-	be counted up	-		:	
C/ <b>T1</b> s 1 - Tim	selects pulses to	be counted up s brought to th	e T1 pin (P3.5		:	
C/ <b>T1</b> s <b>1</b> - Tim <b>0</b> - Tim	selects pulses to b ner counts pulses ner counts pulses	be counted up s brought to th s from interna	e T1 pin (P3.5 l oscillator.	i).		
C/ <b>T1</b> s <b>1</b> - Tim <b>0</b> - Tim	selects pulses to her counts pulses	be counted up s brought to th s from interna	e T1 pin (P3.5 l oscillator.	i).		
C/ <b>T1</b> s 1 - Tim 0 - Tim	selects pulses to b ner counts pulses ner counts pulses	be counted up s brought to th s from interna	e T1 pin (P3.5 l oscillator.	i). e of the T		PTIO
<b>C/T1</b> s <b>1</b> - Tim <b>0</b> - Tim	selects pulses to her counts pulses her counts pulses her counts pulses	be counted up s brought to th s from interna s select the op	e T1 pin (P3.5 l oscillator. erational mode	i). e of the T	ïmer 1.	
C/ <b>T1</b> s 1 - Tim 0 - Tim	selects pulses to been counts pulses ner counts pulses for counts pulses for counts pulses 10 These two bits M1	be counted up s brought to th s from interna s select the op M0	e T1 pin (P3.5 l oscillator. erational mode MODE	i). e of the T	ïmer 1. DESCRI	ſ
C/ <b>T1</b> s <b>1</b> - Tim <b>0</b> - Tim	selects pulses to been counts pulses the counts	be counted up s brought to th s from interna s select the op M0	e T1 pin (P3.5 l oscillator. erational mode MODE	i). e of the T	ïmer 1. DESCRI 13-bit time	r



Subject Name: Embedded System

#### **SUMMER-18 EXAMINATION**

Model Answer

Subject Code:

	<ul> <li>1 - Timer counts pulses brought to the T0 pin (P3.4).</li> <li>0 - Timer counts pulses from internal oscillator.</li> <li>M1, M0 These two bits select the operational mode of the Timer 0.</li> </ul>	
<b>d</b> )	What is task synchronization? Explain in brief.	4M
Ans:	<ul> <li>Task Synchronization: Synchronization is essential for tasks to share mutually exclusive resources (devices, buffers, etc) and/or allow multiple concurrent tasks to be executed (e.g. Task A needs a result from task B, so task A can only run till task B produces it).</li> <li>Task synchronization is achieved using two types of mechanisms:</li> </ul>	( Definition: 2 marks, Explanation: marks)
	a) Event Objects b) Semaphores	
	<ul> <li>a) Event objects : Event objects are used when task synchronization is required without resource sharing. They allow one or more tasks to keep waiting for a specified event to occur. Event object can exist either in triggered or non-triggered state. Triggered state indicates resumption of the task.</li> <li>b) Semaphores : A semaphore functions like a key that define whether a task has the access to the resource. A task gets an access to the resource when it acquires the semaphore.</li> </ul>	
	A semaphore is a single variable that can be incremented or decremented between zero and some specified maximum value. The value of the semaphore can communicate state information. A mail box flag is an example of a semaphore. The flag can be raised to indicate a latter is waiting in the mailbox. A semaphore is a means of protecting a resource/data shared between threads. It is a token based mechanism for controlling when a thread can have access to the resource/data. Usually a semaphore handle will be able to be received from the system by name/id. Semaphores are used for two purposes 1) Process Synchronization	
	2) Critical Section problem / Mutual Exclusion	
	Semaphore is like a key that allows a test to carry out some operation or to access a	
	resource A kernel supports many different types of semaphores	
	<b>Binary:</b> Binary semaphores are used for both mutual exclusion and synchronization purposes. A binary semaphore is used to control sharing a single resource between	



Model Answer

Subject Name: Embedded System

Subject Code:

	<ul> <li>tasks. Its internal counter can have only the values of 1 (available) and 0 (unavailable). A semaphore test passes if the count is 1, in which case, the current task is allowed to proceed.</li> <li><b>Counting:</b> it is a semaphore that increments when an IPC is given by a task. It decrements when a waiting task unblocks and starts running.</li> <li><b>Mutex:</b> Mutexes are binary semaphores that include a priority inheritance mechanism. Mutexes are the better choice for implementing simple mutual exclusion (hence 'MUT'ual 'EX'clusion). When used for mutual exclusion the mutex acts like a token that is used to guard a resource. When a task wishes to access the resource it must first obtain ('take') the token. When it has finished with the resource it must 'give' the token back - allowing other tasks the opportunity to access the same resource.</li> </ul>	
e)	Describe steps in embedded software development cycle.	4M
Ans:	<ul> <li>Steps:</li> <li>1) Define the processor /processing device (family and version) for the target system.</li> <li>2) Defining the source code window with labels and symbolic arguments as execution goes on for each single step.</li> <li>3) Define the processor registers for each step /module.</li> <li>4) Define details of ports and target system.</li> <li>5) Editor to edit source code files, initial data files, data and tables.</li> <li>6) Define assembler/compiler for program test with link library.</li> <li>7) Execute the source code to check the target system, else debug the source code.</li> <li>8) For system working properly as per the specifications, then final implementation is carried out.</li> <li>9) Finally application software is embedded in the system by using device programmer.</li> </ul>	(Steps listing: 2 marks, Flow chart: 2 marks)



#### **SUMMER-18 EXAMINATION** Subject Name: Embedded System Model Answer Subject Code: 17626 Dofinit processor Debug NOT OK Define Check system vorsion working Final using target system implementation Emulator, IDE OK Define source Processor and ICE code window Define registers Execute window Define ports & Link library targer system Edit file Compiler code Edit initial Assembler data files

Program test

OR

1. Writing codes

Edit data and

table

- 2. Translating codes
- 3. Debugging the codes with the help of tools via emulators

Development cycle involves the following steps

4. Programming microcontroller to build up the first prototype of the system



#### SUMMER- 18 EXAMINATION Model Answer

Subject Name: Embedded System

Subject Code:

	C or C++ file       Assembly file         .c file       Assembly file         Compiler       Assembler         Object file       Object file         (binary format)       Object file         Unker       Library         Debugger       Executable file(.exe)         Target system       Target system         Write assembly or C language program to take data from P2 and P         this received data and send result on P1 of microcontroller.	3.EX- OR 4M
Ans:	ORG 0000H MOV P2 , #0FFH ; P2 as input port MOV P3 ,#0FFH ; P3 as input port MOV P1 , #00H ; P1 as output port MOV A, P2 ; transfer the first value to A MOV R1, A ;transfer the value to R1 MOV A, P3 ; transfer the second value to A XRL A, R1 ; X-OR contents MOV P1 , A ; transfer the result to P1 END OR	(Correct program : 4 marks)(Assemb ly or C language)



Model Answer

Subject Name: Embedded System

Subject Code:

include <reg51.h> void main(void) { unsigned char x ,y, z; P2 =0x0ffh; P3= 0x0ffh; P1 = 0x00h; x= P2; y = P3; z = x^y; P1 = z; }</reg51.h>
(**NOTE: Program may change. Please check the logic and understanding of students.** )