

| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|--------------|-------------|
| | | |

Important Instructions to examiners:

1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.

3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.

4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.

5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.

6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.

7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q1) a) Attempt any Six of the following:

(12 Marks)

i) Draw ideal and practical transfer characteristics of op-Amp.

Ans: -

(Ideal: 1M, practical: 1M)





| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|--------------|-------------|
| | | |

- ii) Draw Block diagram of op-Amp. State function of each block.
- Ans:- Block Diagram of op-Amp:

(diagram 1M, Explanation 1M)



The input stage is the dual input balanced output differential amplifier provides most of the voltage gain Intermediate stage provides additional gain Level shifter shifts the de level of the output to Zero volt with respect to ground. The output stage increases current output voltage swing and provides low output resistance.

- iii) Draw Pin diagram of IC LM324.
- Ans:- Pin Diagram of IC LM324 :

(2M)

It is a low power quad operational amplifier.



| ject Code | e: 17445 <u>Model Answer</u> | Page No:/ N | |
|------------------------|--|---|---|
| iv) | State functions of the following pins of I | C555. | - |
| Ans:- | | (1M each) | |
| 1) Contract three | ntrol: - The dc Voltage at this pin is 2/3 eshold as well as trigger voltage to obtain pu | $V_{cc.}$ An external voltage applied lse width modulated output. | to this changes |
| 2) Tri is l of t | igger: - The output of the timer depends on to ow of the voltage at this pin is greater than 2 the timer goes high. | the amplitude of the pulse applied to $/3 V_{cc}$. When the voltage goes below | this pin. Output w 1/3 V _{cc,} output |

v) State the function of filter. Draw response of high pass filter.

Ans:-

Filter is a frequency selective circuit that passes a specified band of frequency and blocks or attenuates signals of frequencies outside this band.

Ideal response:-

Practical Response:-

Draw inverting Zero crossing detector and its waveform with circuit diagram. vi)



bar

(Definition 1M, Diagram1M)

Or

Subject



| Subject Code: 17445 | Model Answer | Page No: | / N |
|---------------------|--------------|----------|-----|
| | | | |

Ans: - Inverting Zero Crossing Detector: - (Circuit 1M, Waveform 1M)



vii) Compare Open Loop and Closed Loop configuration on basis of:

- 1) Gain.
- 2) Bandwidth.

Ans:-

(1M each)

| Parameter | Open Loop Configuration | Closed Loop Configuration |
|-----------|----------------------------|---|
| Gain | Very High(∞) | Low(Depends upon feedback elements) |
| Bandwidth | Less (Ideal value 0) | More |

Subject Code: 17445Model AnswerPage No: ___/ N

viii) Define Sample and hold period with reference to S/H circuit.

Ans:-

Sample Period:- The time period during which the voltage across the capacitor is equal to the input voltage is called sample period.

Hold Period:- The time period during which the voltage across the capacitor is constant is called hold period.

Q1) b) Attempt any Two of the following:-

i) Draw circuit diagram to generate the following output using op- Amp: $V_0 = 3V_1 + 2V_2 - 4V_3$. V_1, V_2, V_3 , are input voltages.

Ans:-

Note:- Any other circuit which gives the same output should be considered.



(1M each)

(4M)

12K

(8 Marks)



Subject Code: 17445

<u>Model Answer</u>

Page No: ____/ N

ii) Draw single i/p balanced o/p differential amplifier and define the term balanced o/p and unbalanced o/p.

Ans:-

(diagram 2M, Definition 2M)

Single input balanced output differential amplifier:



In this circuit, one input is applied at the base of one transistor and the base of other transistor is grounded. The output is taken across the collector of the both transistor.

Definition of Balanced output:-

When the output is taken between the collectors of $T_1 \& T_2$, it is called balanced output.

Definition of Unbalanced output:-

When the output is taken across the collector of T_1 or T_2 with respect to grounded, it is called unbalanced output.

| MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) SUMMER-14 EXAMINATION | | NCAL EDUCATION |
|---|---------------------|----------------|
| Subject Code: 17445 | <u>Model Answer</u> | Page No:/ N |

iii) Draw block diagram of frequency multiplier and describe its working using PLL.

Frequency multiplier using PLL : Ans:-

(diagram 2M, explanation 2M)



In this a frequency divider network is inserted between the VCO and the phase comparator since the output of the divider is locked to the input frequency f in, the VCO is actually running at a multiple of the frequency.

The desired amount of multiplication can be obtained by selecting a proper divide by N network, Where N is an integer.

Q2) Attempt any Four of the following:-

(16 Marks)

a) Draw instrumentation amplifier using 3 op-Amps. State its voltage gain equation. (Diagram 3M)

Ans: - Instrumentation amplifier using 3 op-Amps:



Equation:-

(**1M**)

$$V_{\rm O} = \frac{R4}{R3} \left(1 + \frac{2R1}{R2}\right) (V1 - V2)$$



Subject Code: 17445

Model Answer

Page No: ____/ N

b) Draw closed loop inverting amplifier and derive expression for voltage gain.

Ans:- Closed Loop Inverting amplifier:

(Diagram 2M, Derivation 2M)







Subject Code: 17445

Model Answer

Page No: ____/ N



- c) State ideal and typical value of the following parameters of IC741.
 - i) Supply voltage rejection ratio SURR.
 - ii) Common mode rejection ratio (CMRR).
 - iii) Slew rate.
 - iv) Unity gain bandwidth.
- Ans:-

(1M each)

| Parameter | Ideal | practical |
|---------------------------------------|-------|-----------|
| Supply voltage rejection ratio (SURR) | 0 | 150µ v/v |
| Common mode rejection ratio (CMRR). | œ | 90 dß |
| Slew rate. | x | 0.5v/ μs |
| Unity gain bandwidth. | œ | 1MHz |



Subject Code: 17445

<u>Model Answer</u>

Page No: ____/ N

d) Draw basic integrator and derive the expression for its output voltage.

Ans:- Integrator:

(2M diagram, 2M Explanation)



A circuit in which the output voltage waveform is the integral of the input voltage is called integrator. In this the feedback resistor of an inverting amplifier is replaced by a capacitor.

 $T_{i} = T_{B} + T_{C}$ $= T_{C} - T_{B} = 0$

Apply KCL at node A,

The relationship between current through and voltage across capacitor is



According to Ohm's law

 $\frac{V_i - V_A}{R} = \frac{c}{dt} \cdot \frac{d}{dt} (V_A - V_o)$ $\frac{V_i}{R} = \frac{c}{dt} (-V_o) \cdot V_A = 0$





e) Draw circuit diagram of V-I converter of floating load. Derive expression for its output. Ans: - V-I converter of floating load: (2M diagram, 2M Explanation)



The load resistor R_2 is floating in, not connected to ground.

The input voltage is applied to the non-inverting input terminal and the feedback voltage across R_1 drives the inverting terminal.

Writing KVL to the input loop,

$$Vin = Vid + V_F$$

But Vid= Ov since A is very large,

$$Vin = V_F$$

$$Vin = R_1 I_0 \qquad OR \qquad I_0 = \frac{Vin}{R_1}$$

Output current is proportional to input voltage. Input voltage is converted into an output current.

Subject Code: 17445

Model Answer

Page No: ____/ N

f) Draw circuit diagram of astable M/V using IC555. State its frequency equation, duty cycle, time period.

Ans:-

(each 1M)

Astable multivibrator using 555:



Duty cycle =

| ION = | $\frac{R_{A}+R_{B}}{R_{A}+2R_{B}}$ | 100 |
|-------|------------------------------------|-----|
| | | |

Time period =

Time
$$feriod = T_{ON} + T_{OFF}$$

 $T = 0.69 (R_A + 2R_B)C$

Frequency
$$f = \frac{1.45}{(RA+2RB)C}$$



| Subject Code: 17445 | <u>Model Answer</u> | Page No:/ N |
|---------------------|---------------------|-------------|
| | | |

Q. 3) Answer any FOUR of the following:

(16Marks)

- a) Draw phase shift oscillator using IC 741. Explain the function of each component in it. State the equation for o/p frequency.
- Ans: (Dig. 2M, Explanation- 1 M, Equation- 1 M)



- The feedback circuit provides feedback voltage from the output back to the input of the amplifier.
- The op-Amp is used in inverting mode therefore any signal appears at the inverting terminal is shifted by 180⁰ at the output.
- Three RC cascaded networks provides additional 180° phase shift required for oscillation.
- Equation for output frequency:

$$f_o = \frac{1}{2\pi\sqrt{6}RC} = \frac{0.065}{RC}$$

b) Describe the concept of virtual ground with reference to op-Amp.

Ans:

(4 Marks)

In circuit point V_A is virtual ground. Figure shows inverting amplifier using op-amp. In this circuit non-inverting terminal is connected to the actual ground. Due to this potential of inverting terminal become zero. Thus, inverting terminal is not actually connected to the ground. There after its potential is zero. Thus point V_A is known as virtual ground point. This phenomenon of having zero potential without actually grounding is known as virtual ground concept.



Subject Code: 17445

Model Answer

Page No: ____/ N



c) Draw window detector using op-Amp & give transfer characteristics.

Ans:

(Diagram – 2 M, Characteristics- 2M)



d) Compare comparator & Schmitt trigger on basis of

- i) Definition
- ii) Feedback
- iii) Hysteresis
- iv) External reference voltage.

Ans:

(1 M Each)



Subject Code: 17445

Model Answer

Page No: ____/ N

Comparison:

| Sr. No. | Parameter | Comparator | Schmitt trigger |
|------------|-----------------------------|-------------------------------------|---|
| 1 | Definition | It compares the two input voltages. | It converts any wave shape into square waves. |
| 2 | Feedback | In Comparator, open loop system | It uses positive feedback |
| 3 | Hysteresis | It does not exhibit hysteresis | It exhibit hysteresis |
| 4 | External reference voltage. | It has only one reference voltage | It has two reference voltage V_{UTP} |

e) What do you mean by active filter? State its advantages over passive filter (any four). Define pass band & stop band with respect to filter.

Ans:

(Definition – 1 M, Advantages- 1 M, Definition – 1 M Each)

Active Filter:

Active Filter is formed by using active element along with the passive components.

Advantages of Active filter over Passive filter:

- High value of pass band gain can be obtained.
- It is very easy to select cut-off frequency.
- They will not produce loading effect because the output impedance is low.
- They are not using inductor so designing of Active filter is simple, cost is less & they occupy less space.

Pass Band Filter: The frequency range which is permitted to pass is known as pass band.

Stop Band Filter: The frequency range which is attenuated is known as stop band.



Subject Code: 17445

<u>Model Answer</u>

Page No: ____/ N

f) Draw & explain operation of phase detector.

Ans:

(Circuit Dig. – 2 M, Explanation- 2 M)





- In phase detector, the op-Amp basically acts as a zero crossing detector. If a sine wave is applied at the i/p, we get square wave at the op-Amp o/p (at point A).
- The capacitor C & resistor R, from a passive differentiator so across R we get positive Negative spikes at the point B.



Subject Code: 17445

Model Answer

Page No: ____/ N

- When positive pulse or spike reaches at the anode of the diode. Hence diode becomes forward biased. Therefore it allows the spike to pass through the load.
- When negative spike will reach at point B, diode is reverse biased. Hence it does not pass the negative spike towards load. Thus we get the output across R_L or only positive spike.
- It can be used to measure phase angle & two voltages under the phase measurement are applied to two different pulse generation. These voltages are then converted into positive trigger pulse. These pulses are applied to two channel of the CRO. The time duration between the pulses corresponding to voltages represent the phase between them.

Q4) Attempt Any FOUR of the following:

(16 Marks)

a) Design second order Butterworth high pass filter of cut off frequency 10KH_Z.

Ans:

$$\frac{\text{Given Data}}{\text{Solution:-}} = \frac{\text{Data}}{\text{Let}} = \frac{1}{R_2 = R_3 = R}$$

$$C_2 = c_3 = c = 0.1 \text{ up } \frac{\text{or}}{\text{(any other Value beth 0.1 up to 1.up to 1.up }}$$

$$R = \frac{1}{2 \text{UT} \times f_1 \times c} = \frac{1}{2 \text{UT} \times 10 \times 10^3 \times 0.1 \times 10^5}$$

$$\therefore R = \frac{159 \cdot 15 \cdot \Omega}{\text{R}_1} = \frac{1}{2 \cdot 586}$$

$$\therefore R_F = 0.586 \times 10 \times 10^3$$

$$\therefore R_f = 0.586 \times 10 \times 10^3$$

$$\therefore R_f = 5.86 \text{ k}\Omega$$

$$R_f = 0.1 \text{ up } \text{(an or expansion of the expan$$



Subject Code: 17445

Model Answer

Page No: ____/ N

b) Draw block diagram of PLL as a FM demodulator. Explain function of each block.

Ans:

(Block diagram - 2 M, Explanation- 2M)



Operation:

- The FM signal which is to be demodulated is applied at the input of the PLL.
- the PLL is locked to the FM
- The error voltage produced at the output of the amplifier is proportional to the deviation of the input frequency from the center frequency of FM. Thus, the at component of the error voltage represents the modulating signal. Thus at the error amplifies output we get demodulated
- The FM demodulator using PLL ensures a high Linearity, between the instantaneous input frequency and VCO control voltage (error amplifier output)



Subject Code: 17445

Model Answer

Page No: ____/ N

c) Draw circuit diagram of a logarithmic amplifier. State its equation for output voltage.

Ans:

(Circuit diagram – 3M, Equation- 1 M)



 $V_0 = -\eta V_T \log \left(\frac{V_i}{V_{ref}} \right)$

- d) Compare active integrator & active differentiator on basis of
 - i) Output voltage
 - ii) Feedback element
 - iii) Application in filter
 - iv)Gain

| Δnc | ٠ |
|------|---|
| AIIS | ٠ |

(1 M Each)

| Sr.no | Parameter | Active integrator | Active differentiator |
|-------|---------------------|--|--|
| 1 | Output voltage | $\therefore V0 = -\frac{1}{Ri.c} \int Vi.dt$ | $\therefore V0 = -Ri.C.\frac{d}{dt}(Vi)$ |
| 2 | Feedback element | Capacitor | Resistor |
| 3 | Application in | -A/D Converters | -logic circuits |
| | filter | -P/D controllers | - pulse shaping filter |
| | | -filters -waveform generator | - PID controllers |
| 4 | Gain | Decreased with increased in | Increased with increased in |
| | | frequency | frequency |



| Subject Code: 17445Model AnswerPage No:/ | / N |
|--|-----|
|--|-----|

e) Draw & explain touch plate switch using IC555.

Ans:-

(Circuit Diagram. – 2 M, Explanation-2 M)



It is construct form monostable multivibrator, when metal plates touch by finger then voltage at pin number 2 goes to below 1/3 Vcc then output of lower comparator becomes high hence flip flop set and output of timer goes high at the same time external capacitor start charging towards Vcc and when the voltage across capacitor slightly greater than 2/3 Vcc then output of upper comparator goes high hence flip flop reset then output of timer goes low and it low till up to the metal plates touch by finger.

f) Draw I-V converter using op-Amp. Derive expression for its output voltage.
 Ans: (Circuit Diagram. – 2 M, Derivation-2 M)





Subject Code: 17445

The open loop gain A_V of the op-amp is very large. So as per the concept of virtual short, the input impedance of the op-amp is very high.

Therefore, the current entering into the two terminals is very small,

 $I_{B1} = I_{B2} = 0$

The gain of inverting amplifier is

$$A_{V=\frac{V0}{Vin}=\frac{Rf}{R1}}$$
$$V_{0=-\frac{Rf}{R1}Vin----1}$$

But, $V_1 = V_2 \& V_1$ is connected to ground.

$$V_1 = 0$$
$$\therefore V_2 = 0$$

Thus the inverting terminal also is at ground potential & the entire I/P voltage across R1 is

$$I_{in=\frac{Vin}{R1}}$$

$$\therefore V_{in} = I_{In R1----2}$$

Now put the value Vin in equation 1 we get

$$V_o = \frac{-RF}{R1} * R1 * Iin$$

$$\therefore Vo = -Rf * Iin$$

| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|--------------|-------------|
| | | |

Q. 5. Attempt any four of the following:

a) Draw the circuit diagram of op-Amp based filter circuit which provides the following response. Describe its operation.(Refer Fig. No. 1)

Ans : Given response is a frequency response of notch filter.

OR

This is frequency response of narrow band reject filter.

Description of Operation:

- Fig. shows a narrow band reject active filter often called as notch filter. It uses a Twin T-network.
- The Twin T-network is a passive filter consists of two T- shaped networks.
- One T-network is made up of two resistors and a capacitor while the other uses two capacitors and a resistor.
- The Notch out frequency is the frequency at which maximum attenuation occurs. It is given by





(16 Marks)

(2 M)

(1 M)



Subject Code: 17445

```
Model Answer Page No: ____/ N
```

 $F_N = \frac{1}{2\pi RC}$

- Q > 10 narrow band reject filter.
- The Twin T- network has a very low figure of merit that means Q. This is increased by using voltage follower.
- The output of a voltage follower is fed back the Twin T-network. That means junction of R/2 & C.
- One typical application of filter is for rejection of single frequency. Such as 50 HZ power line frequency hum.

b) Determine pulse width of monostable M/V using IC555 timer for c=0.047uF and R=56 K.

Ans :

Given : C = 0.047 uF and R = 56 K.

To find tp =?

For a monostable multivibrator, the pulse width is given by the formula,

tp = 1.1 RC (1 M)
tp =
$$1.1 \times 56 \times 10^{3} \times 0.047 \times 10^{-6}$$

= 2.89×10^{-3} seconds.
tp = 2.89 msec. (3 M)

c) For the given circuit obtain the output voltage (refer Figure No. 2) (4 M)

Ans:





Subject Code: 17445

Model Answer

Page No: ____/ N



d) Draw and explain operation of wide band filter with the help of circuit diagram.

Ans: -

(Circuit diagram -2 Frequency response with label -1M, Explanation- 1M)





| Subject Code: 17445 | <u>Model Answer</u> | Page No: | / N |
|---------------------|---------------------|----------|-----|
| - | | | |

OPERATION

- A **band-pass filter** passes all signals within a lower-frequency limit and an upper-frequency limit and rejects all other frequencies that are outside this specified band.
- This type of filter has a maximum gain at a *resonant frequency*.
- A band pass filter is the combination of high pass and low pass filter combination
- It has a pass band between two cut off frequency f_H and f_L such that $f_H > f_L$. Any input frequency outside this pass band is *attenuated*.
- There are two types of band pass filters wide band pass and narrow band pass.
- If the quality factor Q < 10 and Q > 10 then it would be wide band pass and narrow band pass filter.
- The relationship between Q, the 3-dB *bandwidth* and the center frequency f_c is given by,

$$Q = \frac{f_c}{BW} = \frac{f_c}{f_H - f_L}$$

Where, center frequency $f_c = \sqrt{f_H - f_L}$



e) Identify the circuit, redraw it . Draw the output of the circuit. State how you will obtain it. (Refer Fig. No.3) $$(4\,M)$$



Given circuit is VCO (Voltage controlled Oscillator) <u>OR</u> Voltage to frequency convertor (1 M)



Subject Code: 17445

Model Answer

Page No: ____/ N



Output of the circuit:



(2 M)



Explanation:

The VCO is a system whose frequency can be varied linearly with the input voltage. It is called as voltage controlled oscillator or voltage to frequency convertor. Pin no. 5 connects to the inverting input of upper comparator. Normally the control voltage is 2VCC / 3 because of internal divider inside the IC. Here the voltage from external potentiometer overrides the internal voltage. A control voltage can be varied by varying the value of R.(potentiometer). The voltage varies from + VCON /2 to +VCON. If we increase VCON, capacitor takes large time to charge or discharge and therefore the frequency decreases. Thus the frequency can be varied by varying the control voltage.

f) State the need of peak to peak detector. Draw a circuit diagram. (4 Marks)

Ans :Needs:

It is used to determine or detect the highest or maximum peak value of the input signal applied.

OR

It is used to determine the positive or negative peak **or** difference between the two peaks Of the input signal.

(1 M)



| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|--------------|-------------|
| | | |

Circuit diagram of peak to peak detector:-





Q6 a) Attempt any four of the following:

(4M)

a) Design a circuit to obtain the output voltage $V_0 = 10(V_1 - V_2)$.

Ans:

(Design:3M, Circuit diagram:1M)

Given $V_0 = 10(V_1 - V_2)$, to find design the Circuit =?

Solution Since,

$$V_0 = 10(V_1 - V_2)$$

Hence it is differential amplifier or sub tractor

$$V_{0} = \frac{RF}{R_{1}} (V_{1} - V_{2})$$

$$\frac{RF}{R_{1}} = 10$$

$$RF = 10R_{1}$$
Assuming $R_{1} = 1K_{1}$

$$RF = 10 \times 1K_{1}$$

$$RF = 10 \times 1K_{1}$$



| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|-----------------------|-------------|
| pesigned circuit | -0 | |
| | . RE=10K2 | |
| | - Ikal | |
| V20-M | M - JUCC UDE 10(VI-V2 | -) |
| R VION | 2=IKR + MM + -NEE | |
| Assume | R3=RF=10K/2 | |
| · R1=R2=R=1K/ | r f | |
| · KS-KF=10KZ | | |

b) What is PLL? Explain its operation with a block diagram. (4 M)

Ans:-

(PLL definition-1 M, Block diagram -1M, Operation- 2 M)

PLL - A phase-locked loop or phase lock loop is a control system that generates an output signal whose phase is related to the phase of an input signal



Block diagram

Block Diagram of Basic Phase-Locked Loop (PLL)

PLL Operation:-

The phase comparator compares the input frequency and the feedback frequency. And output DC Voltage is proportional to the phase difference between the two known as error voltage.

This voltage is applied to low pass filter which removes high frequency noise. This DC level is input to voltage controlled oscillator. Output frequency of VCO is directly proportional to the input DC level. The VCO frequency is compared with the input frequency and adjusted until it is equal to the input frequency. The phase – locked loop goes through three states free running capture and phase lock.



Subject Code: 17445

Model Answer

Page No: ____/ N

(**1M**)

c) Define Multivibrator. State the types of multivibrator. Which M/V can be used as a flip-flop? Draw the circuit diagram.

Ans: (Define multivibrator-1mark, Types of multivibrator-1mark, BMV operate as a flip-flop -

1M,circuit diagram – 1 M)

Definition:-

A **multivibrator** is an electronic circuit that switches rapidly by means of positive feedback between two or more states. **OR**

A multivibrator is an electronic circuit used to implement a variety of simple two-state systems such as oscillators, timers and flip-flops.

Types of multivibrator

There are three types of multivibrator circuit depending on the circuit operation:

- Astable, in which the circuit is not stable in either state —it continually switches from one state to the other. It does not require an input such as a clock pulse.
- **Monostable**, in which one of the states is stable, but the other state is unstable (transient). A trigger causes the circuit to enter the unstable state. After entering the unstable state, the circuit will return to the stable state after a set time. Such a circuit is useful for creating a timing period of fixed duration in response to some external event. This circuit is also known as a **one shot**.
- **Bistable**, in which the circuit is stable in either state. The circuit can be flipped from one state to the other by an external event or trigger. The bistable multivibrator is simply a **latch** (**flip-flop**)

Bistable Multivibrator: it can operate as a flip-flop,

Circuit diagram

1M



1M



Subject Code: 17445

<u>Model Answer</u>

Page No: ____/ N

d) Draw circuit diagram of first order low pass filter. Give expression of cut off frequency and gain.

Ans:

RF RI Vinc Vinc Vinc Circuit diagram of First Order Active Low pass Filters.

(Circuit diagram – 2M, Expression – 1 M Each)

The cut-off frequency (F_H)

$$FH = \frac{1}{2\pi RC}$$

Gain:

$$\left|\frac{V_0}{V_{in}}\right| = \frac{AF}{\int I + \left(\frac{F}{FH}\right)^2}$$

e) For a Schmitt trigger with op-Amp find threshold voltage V_{UTP} When $R_2 = 150 K\Omega$, $V_{in} = 500 mV$,

Sine wave saturation voltage =_+15V, Also find hysteresis voltage.

Ans:

```
Given data: R_1 = 100K\Omega

R_2 = 150K\Omega

Vin = 500 \text{ mv}

Vsat = = \pm 15V

To find 1) V_{UTP} = ?

2) V_{LTP} = ?

3) V_H = ?
```



Page No: / N Subject Code: 17445 Model Answer Solution:- $R_{1} = 100 K \Omega$ $K_{1} = 100 K \Omega$ 1) $VVTP = \frac{R_1}{R_1 + R_2} (+VSqt)$ $= \frac{100 \text{ k}\Omega}{100 \text{ k}\Omega + 150 \text{ k}\Omega} \times (15)$ = $\frac{100 \times 10^3}{(250) \times 10^3} \times 15$ = $\frac{100 \times 15}{250}$ $V_{UTP} = \frac{1500}{250} = \frac{150}{25}$ $V_{UTP} = 6V$ -----Answer 2) $VLTP = \frac{R_1}{R_1 + R_2} \times (-Vsat)$ = 100 KR X(-15V) 100 KR+150 KR $= \frac{100 \text{ K/L}}{(100 + 150) \text{ K/L}} \times (-15)$ $= \frac{100}{250} \times (-15)$ $= \frac{-150}{25}$ $VLTP = -6V. \quad \text{Ans}$

3) V_H= Threshold Voltage

The hysteresis voltage of Schmitt trigger is given

$$V_{H} = V_{UTP} - V_{LTP}$$

=6-(-6)
 $V_{H} = 6+6$



| Subject Code: 17445 | Model Answer | Page No:/ N |
|---------------------|--------------|-------------|
| | | |

 V_{H} = 12V -----Answer

f) Define:

i) Input Offset Voltageii) Input offset Currentiii) Input Bias Currentiv) Output offset voltage

Ans:

(Each definition 1M)

Definition of parameters of OPAMP is follows:

i) Input Offset Voltage:

Input offset voltage is defined as the voltage that must be applied between the two input terminals of an OPAMP to null or zero the output

ii) Input offset Current:

The input offset current I_{io} is the difference between the currents into inverting and non-inverting terminals of a balanced amplifier.

iv) Input Bias Current:

The input bias current I_B is the average of the current entering the input terminals of a balanced amplifier.

iv) Output offset voltage:

Output offset voltage is the output of an operational amplifier when the two inputs are shorted together (and often tied to ground) and output voltage is obtained non zero such voltage is output offset voltage of op-amp.