

MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer	Marking
No	Q.N.		Scheme
1.	a) Ans.	 Solve any ten questions: What is a selector? Draw its fields In protected mode, the segment register contents are known as selector. Selector is 16-bit long having three fields. The lower 2 bits (D0 & D1) are RPL bits i.e. Requested Privilege Level bits. It describes the desired privilege level of the segment. Bit-3 i.e. D2 is Table Indicator (TI). It is used for indicating the table to be used. If TI=0 then Global Descriptor Table and if TI=1 then Local Descriptor Table. The remaining upper 13 bits (D3-D15) is the Index field. It points to the required descriptor in the descriptor table 	20 2M Explana tion 1M



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

Subject: Ac	SUMMER - 2017 EXAMINATION	17627]
c) Ans.	State rules of privilege in 80386 protected mode.	21	Λ
	CPU Enforced Software Interfaces High Speed Operating System Interface High Speed Operating System Interface	Rule privii in 80 2N	s of lege 1836 1
	Note: PL Becomes Numerically Lower as Privilege Level Increases Fig. 9.15 Four Level Privilege Mechanism		
	Privilege LevelAssigned to0Operating System Kernel1System procedures such as BIOS procedures and file handling procedures2Custom utilities and user programs3Custom utilities and user programs		
	It supports four level privilege mechanism levels to control the access of descriptor & hence corresponding segment of the task. This prevents the unwanted access to any code or data segment. The operating system interrupt handlers or other system software ca be protected from unauthorized access in virtual address space of each task. The fig. shows the mechanism. It has 3 types: 1) Tas Privilege 2) Descriptor Privilege & 3) Selector Privilege.	ss is m of sk	
	Task PrivilegeEach task is assigned a privilege level, which indicates the privilegof that task. The task privilege level at the particular instant is calleas Current Privilege Level (CPL). CPL is defined by lower order twbits of CS register for the code segment. Gate descriptors are used totransfer the control from one segment to another. This results i	ge gd go go go in	



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code: 17627

	changing the CPL. A task executing at CPL=00, the most privileged task, can access all the data segments defined in GDT and LDT of the task. Thus a task executing at level 3, the least privileged task, will have most limited access to data and other descriptors. Descriptor Privilege The descriptor privilege is specified by the DPL field of the access right byte. The DPL specifies the least task privilege level (CPL) that may be used to refer to the descriptor. Hence a task with privilege level 0 can access all the lower level privilege descriptors. However a task with privilege level 3 can refer to only level 3 descriptors. This rule applies to all the descriptors except the LDT descriptors. Selector Privilege This privilege is specified by the RPL field of a segment register (selector). A selector RPL may use a less trusted privilege than the CPL for further use. This is known as the Effective Privilege Level (EPL) of the task. The EPL is thus the, maximum of RPL and CPL.				
(h	(i.e. numeric maximum and privilege minimum). Draw flag resister of 80386 and exlain VM and RF flags	2M			
Ans.	FLAGS				
	31 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 F RESERVED A FOR INTEL VM RF 0 NT IOPL OF D F F F F F F F F F F F F F	Diagram 1M			
	VM (D17): Virtual Mode flag- if this flag is set, the 80386 enters the virtual 8086 mode within the protected mode.RF (D16): Resume flag: this flag is used with debug registers	Explana tion ^{1/2} M for each			
	breakpoints. It is checked at the starting of every machine cycle. If it is set, any debug fault is ignored during instruction cycle. This flag is automatically reset after successful execution of every instruction, except for IRET and POPF.	flag			



MODEL ANSWER





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

g)	What is an interrupt?	$2\mathbf{M}$
Ans.	Interrupt:	
	An interrupt is an external pulse/ signal or an internal instruction that causes the microprocessor to temporarily work on a different task, and then later return to its previous task. Interrupts can be internal or external. The microprocessor responds to that interrupt with an ISR (Interrupt Service Routine), which is a short program to instruct the microprocessor on how to handle the interrupt. And after executing the ISR, microprocessor returns back to main program where it was stopped.	Explana tion 2M
h)	State the functions performed by IRET instruction.	2M
Ans.	IRET: Return from interrupt	
	After the completion of ISR (Interrupt Service Routine), it decodes	Explana
	the instruction IRET.	tion 2M
	While decoding this instruction, it retrieves the main program address	
	(PC from which next instruction of the interrupted program is to be	
	executed) & status of flag register of interrupted program (while	
•\	switching to ISR) from stack memory.	214
1) Ans	what is processor architecture?	2 1 VI
Alls.	The architecture of microprocessor chin is a description of the	
	physical layout of the various elements that form it. It directly affects	
	how information and electrical current flows throughout the chip.	
	r r	Explana
	The basic components of microprocessor architecture include:	tion 2M
	ALU: The Arithmetic Logic Unit performs all arithmetic and logic	
	operations.	
	Accumulator: Holds the operands are results of operations	
	performed by the ALU.	
	PC (program counter): Holds the memory address of the next	
	Instruction to be executed.	
	status, data and address registers: The status register stores	
	register stores data going to or coming from an I/O port or memory	
	and the address register stores the address of the memory location to	
	be accessed.	
	Control unit: Holds the circuitry that controls the process of	
	executing, decoding and fetching program instructions.	



Subject: Advanced Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017 EXAMINATION

What is meant by superscale machine? 2M**j**) Ans. Parallel execution of several instructions means superscalar processor. Eg. Pentium is a superscalar processor as it has 2 integer pipelines Explana U&V, these are responsible for execution of integer instructions. tion 2M These pipelines execute 2 integer instructions simultaneously. What is predefined or dedicaed interrrupt? k) **2M INT 0(Divide by zero error)** Ans. The interrupt with type number 0 is dedicated to the divide by zero error. This interrupt is an 'error generated' interrupt (also called an 'exception'). INT 1 (single stepping) This type number is dedicated for single stepping or trace. Single *Explana* tion 2M stepping is an important idea in debugging during logical debugging of our programs. **INT 2 (Non Maskable Interrupt)** This interrupt corresponds to the vector (pointer) of the hardware interrupt NMI. When an interrupt is received on the pin NMI (Non Maskable Interrupt) of the processor, a type 2 interrupt occur- this means that the ISR for NMI must be written in the address pointed by the corresponding IVT content. **INT 3 (Breakpoint Interrupt)** This is the breakpoint interrupt, which is useful for de-bugging. We will need to set breakpoints (stop after executing a group of instruction) and check the content of registers and memory after executing instructions up to the breakpoint. **INT 4 (Overflow Interrupt)** This interrupts corresponding to the overflow flag. If the overflow flag is set, this interrupt occurs but not automatically. An instruction INTO (interrupt on overflow) must be written after the program segment which is likely to cause the overflow flag (OF) to be set. State the function of register window in RISC processors. I) **2M** The reduced hardware requirements of RISC processors leave Ans. additional space available on the chip for the system designer. RISC CPUs generally use this space to include a large number of registers

17627

Subject Code:



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	 (> 100 occasionally). The CPU can access data in registers more quickly than data in memory so having more registers makes more data available faster. Having more registers also helps reduce the number of memory references especially when calling and returning from subroutines. Register windows provide their greatest benefit when the CPU calls a subroutine. During the calling process, the register window is moved down 1 window position. In the SPARC CPU, if window 1 is active and the CPU calls a subroutine, the processor activates window 2 by updating the window pointer and window mask registers. The CPU can pass parameters to the subroutine via the registers that overlap both windows instead of memory. This saves a lot of time when 	Functio n of register window in RISC processo rs 2M
	accessing data. The CPU can use the same registers to return results to the calling routine.	
m)	What is an exception interrupt?	2M
Ans.	Exceptions are the interrupts which when occur must be processed by the processor. They don't allow the processor to execute the remaining part of the program unless they are processed. Exceptions take the control of execution to some other part for their processing which is executed by the processor.	Explana tion 2M
	Processor exceptions are: Divide Error (Type 0), Unused opcode (type 6) and Escape opcode (type 7).	
n)	State two characterisites of cache memory.	2M
Ans.	Characterisitcs of cache memory:	
	1. The separate cache memories raise the system performance i.e. an internal read request is performed more quickly than a bus cycle to memory.	Two characte ristics 2M
	2. They reduce the use of processor's external bus when the same locations are accessed multiple times.	
o) Ans.	What is load and store architecture?	2M
	Load and store architecture: the RISC architecture is primarily load and store architecture, implying that all the memory accesses take place using Load and Store type operations. Load is similar to read operation and store is similar to the write operation.	Explana tion 2M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

size pages.	
•The segments are supposed to be the logical segments of the	
program, but the pages do not have any logical relation with the	
program.	
•The pages are just fixed size portions of the program module or data.	
•The advantage of paging scheme is that the complete segment of a	
task need not be in the physical memory at any time.	
•Only a few pages of the segments, which are required currently for	
the execution need to be available in the physical memory. Thus the	
memory requirement of the task is substantially reduced,	
relinguishing the available memory for other tasks.	
•Whenever the other pages of task are required for execution, they	
may be fetched from the secondary storage.	
•The previous page which are executed, need not be available in the	
memory, and hence the space occupied by them may be relinquished	
for other tasks.	
•Thus paging mechanism provides an effective technique to manage	
the physical memory for multitasking systems.	
•Paging Unit: The paging unit of 80386 uses a two level table	
mechanism to convert a linear address provided by segmentation unit	
into physical addresses.	
The paging unit converts the complete map of a task into pages, each	
of size 4K. The task is further handled in terms of its page, rather than	
segments.	
The paging unit handles every task in terms of three components	
namely page directory, page tables and page itself.	
•Paging Descriptor Base Register: The control register CR2 is used	
to store the 32-bit linear address at which the previous page fault was	
detected.	
The CR3 is used as page directory physical base address register, to	
store the physical starting address of the page directory.	
The lower 12 bit of the CR3 are always zero to ensure the page size	
aligned directory. A move operation to CR3 automatically loads the	
page table entry caches and a task switch operation, to load CR0	
suitably.	
•Page Directory: This is at the most 4Kbytes in size. Each directory	
entry is of 4 bytes, thus a total of 1024 entries are allowed in a	
directory. The upper 10 bits of the linear address are used as an index	
to the corresponding page directory entry. The page directory entries	



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

		resolves the priorities of the various bus request operations. It also controls the access of the bus. The address drivers drives the bus (byte) enable signals BE0#-BE3# and the address signals A0-A31. The pipeline and bus size control unit handle the related control signals and supports the dynamic bus sizing feature. The data buffers (mux/ transceivers) interface the internal data bus with the system data bus.						
3.	е)	Solve any four questions: Explain (BVAM) Protocted Virtual Addressing Mode of 80386	16 4M					
	a) Ans.	Address calculation in protected mode: Address generation in	4111					
		PVAM: In PVAM there are two components. A 16-bit selector which						
		is added to a 32-bit effective address to form a 32 bit linear address.						
		The linear address is used as the 32-bit physical address or if paging	Descript					
		is enabled the paging mechanism maps the 32-bit linear address into a 32 physical address. The selector is used to specify an index into an						
		OS defined table that contains the 32-bit base address of given						
		obtained from the table to the offset. Paging provides additional						
		memory management that operates only in PVAM. It provides a mean of managing large segments of memory. The paging						
		mechanism translates the protected linear address from segmentation						
		unit into a physical address.						
		45/32-BIT POINTER SELECTOR OFFSET 47/31 31 /15 0	Diagram 2M					
		SEGMENT						
		ACCESS RIGHT LIMIT BASE						
		SEGMENT DESCRIPTOR						
		SEGMENT BASE ADDRESS						
		Protected Mode Addressing Without Paging Unit OR						



MODEL ANSWER



SUMMER - 2017 EXAMINATION

Page 14 / 37



MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code:

	GEN	ERAL DATA AND A	DDRESS			
	31	10	15 (0]		
			AX	EA		
			BA CY	FC		
			DY	FD		
			SI	ES		
			 DI	ED		
			BP	EB		
			SP SP	ES		
c)	List featu	res of RISC pro	cessors (any 8).		4 M	
Ans.	Features	of RISC process	ors:			
	1. Simple	e instruction set	: in a RISC machi	ine, the instruction set		
	contains	simple basic in	structions, from	which more complex		
	instruction	ns can be compose	ed. These instructio	ns with less latency are		
	preferred.					
	2. Same l	ength instructio	ns: each instruction	n is of same length, so		
	that it may be fetched in a single operation. The traditional					
	microproc	essors from inte	el or Motorola su	pport variable length	8	
	instruction	18.			features	
	3. Single	machine cycle i	nstruction : Most ir	nstructions complete in	½ M	
	one mach	ine cycle, which	allows the proces	ssor to handle several	each	
	instruction	ns at the same tin	ne. RISC processors	s have unity CPI(clock	(Descrip	
	per instruc	ction), which is c	lue to optimization	of each instruction on	tion	
	the CPU a	nd massive pipeli	ining embedded in ε	a RISC processor.	optional	
	4. Pipelin	ing: usually ma	ssive pipelining is	embedded in a RISC)	
	processor.	The pipelining is	s key to speed up RI	SC machines.		
	5. Verv	few addressing	modes and form	ats: unlike the CISC		
	processors	s, where the num	ber of addressing m	nodes are very high. In		
	RISC proc	cessors the addres	ssing modes are mu	ich less and it supports		
	few forma	.ts.	0			
	6. Large 1	number of regist	ers: the RISC desig	n philosophy generally		
	incorporat	es a larger numb	er of registers to pr	event in large amounts		
	of interact	ions with memor	у.	c		
	7. Micro-	coding is not rea	uired: Unlike in C	ISC machines. in RISC		
	architectu	re, instruction mi	cro-coding is not re	quired. This is because		
	of the av	vailability of a	set of simple in	structions and simple		
	instruction	ns may be easily t	ouilt into the hardwa	are.		



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code: 17627

	8. Load and Store architecture: the RISC architecture is primarily a							
	Load and Store architecture, implying that all the memory accesses							
		takes pla	ace using Load and Store typ	e operations.				
	d)	State an	y four differences between	.COM and .EXE programs.	4M			
	Ans.	Sr.	.COM	.EXE				
		No.			Any 4			
		1	.COM file does not	.EXE file contains header	differen ces			
		2	COM file cannot contain	EXE file may contain	between			
			relocation items.	relocation items.	.com			
		3	Maximum size is 64k	No limit on size: Can be of	and .exe			
			minus 256 bytes.	any size	program			
			For PSP and 2 bytes for	5	<i>1M</i>			
			stack		each			
		4	Entry point is PSP:0100	Entry point is defined by END directive.				
		5	Stack size is 64K minus	Stack size is defined in a				
			256 bytes for PSP and	program with STACK				
			size of executable data	directive				
and code.								
		6	Size of file is exact size	Size of file is size of program				
			of program.	plus header (Multiple of 256				
				bytes)				
	e)	Draw pa	aging operation diagram u	sing TLB and explain.	4 M			
	Ans.	Paging	mechanism with TLB:					
		As the c	onversion of 32 bits linear a	address to physical address is too				
		longer, t	he Paging unit of 80386 uses	s TLB.				
					Descript			
		The pa	ging unit receives a 32	bit linear address from the	ion 2M			
		segmentation unit. The structure of linear address is shown below.						
	31 22 21 12 11 0							
	DIR PAGE OFFSET							
		The upp	er 20 linear address bits (A	12 - A31) are compared with all				
	the entries in the translation look aside buffer to check if it matches							



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

S 17627 Subject: Advanced Microprocessor Subject Code: 2. The Pentium Pro processor has an additional 256/512 KB L2 cache memory on chip. Any 8 3. On chip L2 cache speeds processing and reduces the number of *points* components in a system. ½*M* 4. The L2 cache is connected to BIU, BIU generates memory each addresses and control signals and passes or fetches data or instructions either to L1 data cache or L1 instruction cache. 5. The Instruction Fetch and Decode Unit (IFDU), contains three separate: instruction decoders that decode three instructions simultaneously 6. It also includes Branch Prediction Logic. 7. It predicts if the branch will be taken or not for a conditional jump instruction. 8. The instruction are then put into the instruction pool. 9. The instruction pool is a memory accessible with its content. 10. The execute unit consists of three units namely two integer execution unit and one floating point unit, two integer and one floating instruction can be executed simultaneously 11. Pentium Pro also has one jump execution unit (address generation unit). 12. The scheduling is performed by reservation station (RS) which can schedule up to five events for execution and process four simultaneously Solve any four questions: 4. 16 a) **Compare RISC and CISC architectures: 4M** RISC CISC Ans. Acronym It stands for 'Reduced It stands for Any 4 Instruction Set Computer'. differen 'Complex Instruction Set ces Computer between Definition The RISC processors have The CISC **RISC** a smaller set of instructions processors have a and with few addressing nodes. larger set of CISC *1M* instructions with many addressing each nodes. Emphasis on Emphasis on software Emphasis

It has no memory unit and

Memory unit

hardware

It has a memory unit



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	Program	uses a separate hardware to implement instructions. It has a hard-wired unit of programming Execution time is very	to implement complex instructions. It has a micro- programming unit. Execution time is			
	Dasign	less.	very high			
	Design	design.	complier design.			
	Applications	Used in high end applications such as video processing, telecommunications and image processing.	Used in low end applications such as security systems, home automations, etc.			
b)	Explain interru	pt processing sequence of x8	6 processors.	4M		
Ans.	Interrupt proces instruction is exe	sing sequence is as given ecuted:	below: When INT n	_		
	1. The processor pushes flag register on stack then the contents of CS					
	2. It clears two flags TF (trap flag) and IE (Interrupt enable flag)					
	3. Number of int IVT.	errupt is used to find correct a	ddress of ISR in the	e 2M		
	4. Interrupt number (is called as interrupt type) is used to find out the correct address of ISR in the IVT.					
	 5. The interrupt number is multiplied by 4 to get the address with the IVT that contains the addresses of ISR. ISR ADDRESS = Interrupt type x 4 					
	6. All addresses are 4 bytes long. The Interrupt vector address is then filled in CS and IP register.					
	7. Finally CPU control is transferred to new address.					
	8. It decrements stack pointer by 2 & push flag register on stack.					
	9. It clears the interrupt request by clearing interrupt flag. 10. It also reset trap flag in flag register					
	11. Decrement stack pointer by 2 & store code segment in it.					
	12. Decrement st	ack pointer by 2 & pushes IP	in it.			
	13. If fetches the	ISR & jumps on it.	a instruction IDET &			
	retrieves the mai	n program address & status of	flag register.			



MODEL ANSWER

Subject: Adva	anced Microprocessor Subject Code: 17	627
	Push F Clear IF Clear TF PUSH CS PUSH IP Fetch ISR add ISR POP IP POP CS POP F	Diagram 2M
c) Ans.	 Draw code/data descriptor and explain. DESCRIPTORS: The 80386 descriptors have a 20-bit segment limit and 32-bit segment address. The descriptor of 80386 are 8-byte quantities access right or attribute bits along with the base and limit of the segments. Descriptor Attribute Bits: The A (accessed) attributed bit indicates whether the segment has been accessed by the CPU or not. The TYPE field decides the descriptor type and hence the segment type. The S bit decides whether it is a system descriptor (S=0) or code/data segment descriptor(S=1). The DPL field specifies the descriptor privilege level. The D bit specifies the code segment operation size. If D=1, the segment is a 32-bit operand segment, else, it is a 16-bit operand segment. The P bit (present) signifies whether the segment is present in the physical memory. The G (granularity) bit indicates whether the segment is page addressable. The zero bit must remain zero for compatibility with future process. The AVL (available) field specifies whether the descriptor is for user 	4M Descript ion 2M

SUMMER - 2017 EXAMINATION



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	or for operating system. •The 80386 has five types of descriptors listed as follows: 1. Code or Data Segment Descriptors.	Diagram 2M
(h	List salient featues of sun ultra SPARC processor (any 8)	4M
Ans.	 It contains an integer unit, a FPU and a optional coprocessor. The 64 bits Ultra SPARC architecture has following features : It has 14 stages non-stalling pipeline. It has 6 execution units including two for integer, two for floating point, one for load/store and one for address generation units. It has a large number of buffers but only one load/store unit, it dispatches them one instruction at a time from the instruction stream. It contains 32KB L1 instruction cache, 64KB L1 data cache, 2KB prefetch cache and 2 KB write cache. It also has 1MB on chip L2 cache. Like Pentium MMX it also contains the instructions to support multimedia. These instructions are helpful for the implementation of image processing codes. One of the major limitations of SPARC system is its low speed compared to most of the modern processors. SPARC stores multi-byte numbers using BIG Indian format, i.e. the MSB will be stored at the lowest memory address. It supports a pipelined floating point processor. The FPU has 5 separate functional units for performing the floating point operations. The floating point instructions can be issued per cycle 	Any eight features of sun ultra SPARC processo r ¹ / ₂ M each



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	and executed by the FPU unit.	
	The source and data results are stored in 32 register files. Majority of	
	the floating point instructions have a throughput of one cycle and a	
	latency of three cycles. Although the single precision (32 bit) or	
	double precision (64 bit) floating point computations can be	
	performed by hardware, quad precision i.e. 128 bits operation can be	
	performed only in the software.	
e)	Explain branch prediction unit in pentium processor (with state	4 M
	diagram).	
Ans.	Branch Prediction Logic:	
	The Pentium processor includes branch prediction logic to avoid	
	pipeline stalls, if correctly, predict whether or not branch will be	Descript
	taken when branch instruction is executed if branch prediction is not	ion 2M
	correct recycle penalty is applicable to u pipeline & 4 cycle penalty if	
	branch is related to v pipeline.	
	The prediction mechanism is implemented using 4 way set	
	associative cache with 256 entries referred as branch target buffer.	
	Whenever branch is taken CPU enters the branch instruction address	
	& the destination address in BTB. When an instruction is decoded	
	CPU searches the BTB to determine presence of entry. If its present	
	CPU uses precious history to decide to take the branch.	
	Movement when not taken	
	`	Diagram
		<i>2M</i>
	\cap \cap \cap \cap	
	Strongly Weakly Weakly Strongly	
	(Taken) (not) (not)	
	/ Taken / taken / taken /	
	\smile \bigcirc \bigcirc \bigcirc	
	•	
	Movement when branch is taken.	



Г

٦

MODEL ANSWER

SUMMER - 2017 EXAMINATION

I)	Draw super	rscalar a	architect	ure of p	entium pro	ocessor.	4M
Ans.	14 bits	- 0	ode cache	-	20	Branch	
		256 b	its	1	-		
	INCOME IN A	Pre	fetch buffe	rs	DE Lotte	Pipelined	Labeled
		115		Martin	1	floating-point unit	architec
	0	pipe	-	Y pip	64 bits	in the second of the	ure of
		Intege ALU	er In	teger ALU	5.1		Pentium process(
	and the second	32 bits	the count	32 bits	alle da estas	salt, in succession	<i>r</i> :4M
	Sal na Datas San tangangan	R	egister se	ungereine	intern m (vd pastern	Multiplier	
	Adder Se		32 bits	1		Adder	
	14 bits	- 0	ata cache			Divider	
	N 10-10-04		numlin	10.0	and data and	The line of the	
\ \	Solve any 10		ationa				16
a)	Draw syste	m desci	stions: riptor ca	iche reg	ister of 80.	386 microprocess	50r. 16 4M
a) Ans.	Draw syste Explain. Diagram of	system	stions: riptor ca descripto	oche reg	ister of 80 . register of	386 microprocess 80386microproces	sor. 16 4M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment	system	stions: riptor ca descripto Desc	riptors regista	ister of 80. register of a	386 microprocess 80386microproces	sor. 16 4M sor system descript or cache register
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers ←16 BITS→	system s: Phys (64 b	stions: riptor ca descripto Desc ical base addre its)	oche reg or cache riptors regista	ister of 80. register of a ers (loaded automate ent limit	386 microprocess 80386microproces tically) Segment attributes (9 bits)	sor. 16 4M sor. system descript or cache register of 80386m croproc
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers €16 BITS→	system s: Phys (64 b	stions: riptor ca descripto Desc ical base addre	or cache riptors regista ess and segme	ister of 80. register of a ers (loaded automate ent limit	386 microprocess 80386microproces tically) Segment attributes (9 bits)	sor. 16 4M sor. system descript or cache register of 80386m croproce ssor
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers €16 BITS→ Selector Selector	system s: Phys (64 b SS	stions: riptor ca descripto Desc ical base addre	or cache riptors registe ess and segme	ister of 80. register of a rs (loaded automatement limit	386 microprocess 80386microprocess tically) Segment attributes (9 bits)	16 sor. 4M sor system descript or cache register of 80386m croproce ssor diagram
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers ←16 BITS→ Selector Selector Selector	system s: Phys (64 b CS DS ES	stions: riptor ca descripto Desc ical base addre	or cache riptors regista ess and segme	ister of 80. register of a rs (loaded automatent limit	386 microprocess 80386microprocess fically) Segment attributes (9 bits)	sor. 16 4M sor. system description or cache register of 80386m croproct ssor diagram 2M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers ←16 BITS→ Selector Selector Selector Selector	System system s: Phys (64 b CS SS DS FS FS	stions: riptor ca descripto Desc ical base addre	or cache riptors registe	ister of 80. register of a ers (loaded automate ent limit	386 microprocess 80386microprocess tically) Segment attributes (9 bits)	16 4M sor. 4M sor system descript or cache register of 80386m croproce ssor diagram 2M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers ←16 BITS→ Selector Selector Selector Selector	system system s: Phys (64 b CS SS DS ES FS GS	stions: riptor ca descripto Desc ical base addre its)	or cache riptors regista ess and segme	ister of 80. register of a rs (loaded automatement limit	386 microprocess 80386microprocess fically) Segment attributes (9 bits)	sor. 16 4M sor. system descript or cach register of 80386m croproc ssor diagran 2M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers €16 BITS→ Selector Selector Selector Selector Selector Selector Visible to	system system s: Phys (64 b CS SS DS ES FS GS \leftarrow 32	stions: riptor ca descripto Desc ical base addre its)	trystell	ister of 80. register of 3 ers (loaded automate ant limit -32 bits limit add	386 microprocess 80386microprocess fically) Segment attributes (9 bits)	16 4M sor. 4M sor system descriptor cach register of 80386m croproc ssor diagran 2M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers €16 BITS→ Selector Selector Selector Selector Selector Selector Selector Selector Selector Selector	system system s: Phys (64 b CS SS DS ES FS GS \leftarrow 32	stions: riptor ca descripto Desc ical base addre its)	or cache riptors regista ess and segma dress→← Invisit	ister of 80. register of 3 rs (loaded automated ant limit -32 bits limit addu le to users	386 microprocess 80386microprocess fically) Segment attributes (9 bits)	16 sor. 4M sor system descrip or cacl registe of 80386n croprod ssor diagram 2M
a) Ans.	Draw syste Explain. Diagram of is as follows Segment registers €16 BITS→ Selector Selector Selector Selector Selector Selector Selector Selector	system system s: Phys (64 b CS SS DS ES FS GS \leftarrow 32	stions: riptor ca descripto Desc ical base addre its)	tress→← Invisit	ister of 80. register of 3 ers (loaded automate ent limit -32 bits limit addi- de to users	386 microprocess 80386microprocess fically) Segment attributes (9 bits)	16 sor. 4M sor system descrip or cach registe of 80386m croproc ssor diagran 2M



MODEL ANSWER

SUMMER - 2017 EXAMINATION Subject: Advanced Microprocessor Subject Code:

	 registers in 80386 i.e. CS,DS,ES,SS,FS,GS Every segment descriptor cache register is 72 bits long. Every segment descriptor cache register holds a. 32 bits segment base address b. 32 bits segment limit c. Other required segment attributes. When a selector is loaded, its associated segment descriptor cache register is automatically get loaded with the values from descriptor table. Either from LDT or GDT. In the real mode, only the base address is updated directly by shifting the selector values 4 bits to the left. In the protected mode, the base address, limit and all attributes are loaded. 	Descript ion 2M
b)	List floating point exceptions of pentium processor and explain	4M
Ans.	 any one. The Pentium provides 6 floating point exceptions: Invalid operation Divide by zero De-normalized operand Numeric overflow Numeric underflow Inexact result Invalid operation The floating point invalid exception occurs in response to two general types of operations: Stack overflow or underflow Invalid arithmetic operand. When the SF is set to 1, a stack operation has resulted in stack overflow or underflow. When the flag is cleared to 0, an arithmetic instruction has encountered an invalid operation. The FPU explicitly sets the SF flag when it detects a stack overflow or underflow condition, but it does not explicitly clear the flag when it detects an invalid arithmetic operand condition. As a result the state of the SF flag can be 1 following an invalid arithmetic operation exception, if it was not cleared from the last time a stack overflow or underflow condition occurred. 	List of floating point exceptio ns of Pentium processo r 1M Descript ion of any one 3M
	2. Divide by zero:	



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code: 1

	The FPU reports a floating point zero divide exception, whenever an instruction attempts to divide the operand by 0	
	The flag ZE for this exception is bit 2 of the FPU status word, and the	
	mask bit ZM is bit 2 of the control word.	
	The FDIV, FDIVP, FDIVR, FDIVRP, FIDIV, FIDIVR instructions	
	and the other instructions that perform division internally can report	
	the divide by zero exception.	
	3. De-normalized operand	
	The FPU signals the de-normal operand exception under the	
	following conditions:	
	1. If an arithmetic instruction attempts to operate on a denormal operand.	
	2. If an attempt is made to load the denormal single or double real value into an FPU register.	
	The flag DE for this exception is bit 1 of the FPU status word, and	
	the mask bit (DM) is the 1 of the FPU control word.	
	4. Numeric overflow	
	This exception occurs when the rounded result of an arithmetic	
	instruction exceeds the largest allowable finite value that will fit into	
	the real format of the destination operand.	
	5. Numeric underflow	
	This exception occurs when the rounded result of an arithmetic	
	instruction is less than the smallest possible normalized ,finite value	
	that will fit into the real format of the destination operand.	
	6. Inexact result	
	This exception occurs if the result of an operation is not exactly in	
	represent able in the destination format.	
c)	List BIOS interrupts and explain any two.	4M
Ans.	v arious BIOS interrupts are:	I int of
	1. INT 100 2 INT 16H	List Of any A
	2. INT 1011 3. INT 17H	BIOS
	4. INT 25H	interrunt
	-	s 1M
	1. INT 17h: Printer Services	



MODEL ANSWER

SUMMER - 2017 EXAMINATION

	SUMMER - 2017 EXAMINATION	
Subject: Adv	anced Microprocessor Subject Code:	17627
	BIOS Operation: Print data and test the printer status	
	Parameters: ax, dx	
	Int 17h controls the parallel printer interfaces on the IBM PC.	Explana
	Int 17h provides three subfunctions, specified by the value in	tion of
	the ah register. These subfunctions are:	any 2
		$I^{1/2}M$
	0-Print the character in the AL register.	each
	1-Initialize the printer.	
	2-Return the printer status.	
	Each of these functions is described in the following sections.	
	Like the serial port services, the printer port services allow you to	
	specify which of the three printers installed in the system you wish to $(1, 0, 1)$	
	use (LP11:, LP12:, or LP13:). The value in the dx register (02)	
	specifies which printer port is to be used.	
	One final note- under DOS it's possible to redirect all printer output	
	to a serial port. This is quite useful if you're using a serial printer. The	
	BIOS printer services only talk to parallel printer adapters. If you	
	need to send data to a serial printer using BIOS, you'll have to use int	
	14h to transmit the data through a serial port.	
	1. AH=0: Print a Character:	
	If ah is zero when you call int 17h, then the BIOS will print the	
	character in the al register. Exactly how the character code in	
	the al register is treated is entirely up to the printer device you're	
	using. Most printers, however, respect the printable ASCII character	
	set and a few control characters as well. Many printers will also print	
	all the symbols in the IBM/ASCII character set (including European,	
	line drawing, and other special symbols). Most printers treat control	
	characters (especially ESC sequences) in completely different	
	manners. Therefore, if you intend to print something other than	
	standard ASCII characters, be forewarned that your software may not	
	work on printers other than the brand you're developing your software	e
	on.	
	Upon return from the int 17h subfunction zero routine, the ah register	
	contains the current status. The values actually returned are described	
	in the section on subfunction number two.	
	2. AH=1: Initialize Printer	
	Executing this call sends an electrical impulse to the printer telling it	



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

to initialize itself. On return the ab register contains the printer status
as per function number two
as per function number two.
3 AH-2: Return Printer Status
This function call checks the printer status and returns it in
the sh register. The volves returned are:
the an register. The values returned are:
AH: Bit Meaning
7 1=Printer busy, 0=printer not busy
6 1=Acknowledge from printer
5 1=Out of paper signal
4 1=Printer selected
3 = 1 = I/O error
2 Not used
1 Not used
1 Not used
0 Time out error
4. Acknowledge from printer is, essentially, a redundant signal (since
printer busy/not busy gives you the same information). As long as the
printer is busy, it will not accept additional data. Therefore, calling
the print character function (ah=0) will result in a delay.
The out of paper signal is asserted whenever the printer detects that it
is out of paper. This signal is not implemented on many printer
adapters. On such adapters it is always programmed to a logic zero
(even if the printer is out of paper). Therefore, seeing a zero in this hit
(even if the printer is out of paper). Therefore, seeing a zero in this off
position doesn't always guarantee that there is paper in the machine.
Seeing a one here, however, definitely means that your printer is out
of paper.
The printer selected bit contains a one as long as the printer is on-line.
If the user takes the printer off-line, then this bit will be cleared.
The I/O error bit contains a one if some general I/O error has
occurred.
The time out error bit contains a one if the BIOS routine waited for an
avtended nemied of time for the printer to because "not by averable
extended period of time for the printer to become not busy yet the
printer remained busy.



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	Example: Read a sequence of keystrokes from the keyboard until	
	Enter is pressed.	
	ReadLoop: mov ah, 0; Read Key opcode int 16h cmp al, 0; Special function? jzReadLoop; If so, don't echo this keystroke putc cmp al, 0dh; Carriage return (ENTER)? jneReadLoop	
	AH=1: See if a Key is Available at the Keyboard This particular int 16h subfunction allows you to check to see if a key	
	is available in the system type ahead buffer. Even if a key is not	
	you can occasionally poll the keyboard to see if a key is available and	
	continue processing if a key hasn't been pressed (as opposed to freezing up the computer until a key is pressed).	
	There are no input parameters to this function. On return, the zero	
	the type ahead buffer. If a key is available, then ax will contain the	
	scan and ASCII codes for that key. However, this function will not	
	must be used to remove characters. The following example	
	demonstrates how to build a random number generator using the test	
 •	keyboard function.	(3.6
d)	Explain design issues of RISC processor.	4M
Ans.	1 Pagistar Window :	design
	The reduced hardware requirements of RISC processors leave	issues of
	additional space available on the chip for the system designer RISC	Risc
	CPUs generally use this space to include a large number of registers (processo
	> 100 occasionally).	r :list
	The CPU can access data in registers more quickly than data in	and
	memory so having more registers makes more data available faster.	descripti
	Having more registers also helps reduce the number of memory	on 4M



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

garbage. It opposes the multitasking workloads and by considering compilers with poor optimization. 2. Pipelining in RISC : A RISC processor pipeline operates in much the same way, although the stages in the pipeline are different. While different processors have different numbers of steps, they are basically variations of these five, used in the MIPS R3000 processor: 1. Fetch instructions from memory 2. Read registers and decode the instruction 3. Execute the instruction or calculate an address 4. Access an operand in data memory 5. Write the result into a register The length of the pipeline is dependent on the length of the longest step. Because RISC instructions are simpler than those used in pre-RISC processors (now called CISC, or Complex Instruction Set Computer), they are more conducive to pipelining. While CISC instructions varied in length, RISC instructions are all the same length and can be fetched in a single operation. Ideally, each of the stages in a RISC processor pipeline should take 1 clock cycle so that the processor finishes an execution of every instruction in same time. **Pipeline Problems** In practice, however, RISC processors operate at more than one cycle per instruction. The processor might occasionally stall a result of data dependencies and branch instructions. A data dependency occurs when an instruction depends on the results of a previous instruction. A particular instruction might need data in a register which has not yet been stored since that is the job of a preceeding instruction which has not yet reached that step in the pipeline. Branch instructions are those that tell the processor to make a decision about what the next instruction to be executed should be based on the results of another instruction. Branch instructions can be

troublesome in a pipeline if a branch is conditional on the results of

17627

Subject Code:



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

an instruction which has not yet finished its path through the pipeline.
 3. Single cycle instruction execution in RISC: RISC designers are concerned primarily with creating the fastest chip possible, and so they use a number of techniques, including pipelining. Pipelining is a design technique where the computer's hardware processes more than one instruction at a time, and doesn't wait for one instruction to complete before starting the next. The four stages in our typical CISC machine are fetch, decode, execute, and write. These same stages exist in a RISC machine, but the stages are executed in parallel. As soon as one stage completes, it passes on the result to the next stage and then begins working on another instruction.
The performance of a pipelined system depends on the time it takes only for any one stage to be completed-not on the total time for all stages as with non-pipelined designs.
In an typical pipelined RISC design, each instruction takes 1 clock cycle for each stage, so the processor can accept 1 new instruction per clock. Pipelining doesn't improve the latency of instructions (each instruction still requires the same amount of time to complete), but it does improve the overall throughput.
As with CISC computers, the ideal is not always achieved. Sometimes pipelined instructions take more than one clock to complete a stage. When that happens, the processor has to stall and not accept new instructions until the slow instruction has moved on to the next stage.
Since the processor is sitting idle when stalled, both the designers and programmers of RISC systems make a conscious effort to avoid stalls. To do this, designers employ several techniques.
4. Dependencies One problem that RISC programmers face is that the processor can be slowed down by a poor choice of instructions. Since each instruction takes some amount of time to store its result, and several instructions



MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	are being handled at the same time, later instructions may have to wait for the results of earlier instructions to be stored. However, a simple rearrangement of the instructions in a program (called Instruction Scheduling) can remove these performance limitations from RISC programs. One common optimization involves "common sub-expression elimination." A compiler which encounters the commands: B = 10 * (A / 3); C = (A / 3) / 4; might calculate (A/3) first, put that result into a temporary variable, and then use the temporary variable in later calculations. Another optimization involves "loop unrolling." Instead of executing a sequence of instruction inside a loop, the compiler may replicate the instructions multiple times. This eliminates the overhead of calculating and testing the loop control variable.	
	subroutine is replaced by the code of the subroutine itself. This gets	
0)	List solient features of MMX technology	4M
e) Ans	List of salient features of MMX technology.	-4181
7 1115.	1. 57 new microprocessor instructions have been added that are	
	designed to handle video, audio, and graphical data more	
	efficiently. Programs can use MMX instructions without changing	4
	to a new	features
	mode or operating-system visible state.	1M each
	2. New 64-bit integer data type (Quadword).(4 new MMX data types)	
	3. A new process, Single Instruction Multiple Data (SIMD), makes it	
	possible for one instruction to perform the same operation on	
	multiple data items.	
	4. The memory cache on the microprocessor has increased to 32 KB,	
	meaning feweraccesses to memory that is off the microprocessor.	
	5. 8,64 bits wide MMX technology registers have are added to	
	support the Multimedia.	
f)	Draw IVT of x86 processors and explain.	4M
Ans.		



Subject: Advanced Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

Interrupt Vector Table: Type255 pointer 3FCH Available Diagram Available of IVT Interrupt Pointers (224) :2M Type 33 pointer 084H Available Type 32 pointe 080H Available Type 31 pointer 07FH Available Reserved Interrupt Pointers (27) Type 5 pointer 014H Reserved Type 4 pointer Type 4 pointer overflow Type 3 pointer 1 byte int instruction Type 2 pointer NMI Type 1 pointer Single step 010H 00CH Dedicated Interrupt 008H Pointers (5) Single step Type 0 pointer Divide error 004h CS base address IP offset 000H **Descript** The interrupt vector table is a collection of 4 bytes addresses which ion: 2Mresides in the 1KB memory. It tells the processor where it should jump to execute the associated Interrupt Service Routine. There are total 256 interrupts types. The IVT is 1KB long located in memory from 00000H to 003FFH. Each entry of 4 bytes is composes 2 bytes for CS and 2 bytes for IP. In the IVT some of the vectors are predefined such as vector 0 as been chosen to handle divide by zero errors, vector 1 to implement single step operation, Vector 2 for NMI, Vector 3 to implement break point when troubleshooting an new program and so on. The vectors 32 to 255 are unused and are free for users. Solve any four questions: 16 6. a) State advantages of separate code and data cache. Advantages of separate instruction and data caches: 4 Ans. 1. Separate code and data cache memories effectively and efficiently Advanta ges of executes the branch prediction. 2. Simultaneous cache look up is achieved by Pentium processor due separate to the separate data and code cache. code 3. The separate cache memories raise the system performance i.e. an and data internal read request is performed more quickly than a bus cycle to cache memory. 1M each 4. They reduce the use of processor's external bus when the same locations are accessed multiple times.

SUMMER - 2017 EXAMINATION

17627

Subject Code:



MODEL ANSWER

		SUMMER - 2017 EXAMINATIO)N r	
Subj	ject: Adva	nced Microprocessor	Subject Code:	17627
	b)	Enlist various file processing functions corresp respective file operations.	ponding to	4M
	Ans.	 1. Function 3Ch- Create a File Creates a new file or shortens an old file to 0 h for writing Input: AH = 3Ch DS:DX = pointer to an ASCIIZ string CX = attribute of the file output: AX = error codes if carry flag is set 16-bit handle if carry flag not set 	ength in preparatio	on Any two file processi ng function s under INT 21H:
		2. Function 3Dh- Open a File Opens the specified file.		2M each
		Input: AH = 3Dh DS:DX = pointer ta an ASCIIZ path name AL = access Code output: AX = error codes if carry flag is set 16-bit handle if carry flag not set		
		3. Function 3Eh- Close a File Handle Closes the specified file handle. Input: AH = 3Eh		
		BX = file handle returned by q3en or crea Output: AX = error code if carry flag is set none If carry flag not ret	te	
		4. Function 3Fh- Read from a File or Device Transfer a specified number of bytes from a file i Input : AH = 3FH	nto a buffer locati	on
		BX = file handle DS:DX = buffer address cx = number of bytes to be read Output: AX = number of bytes read error codes if carry flag set		



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017 EXAMINATION

Subj	ject: Adva	anced Microprocessor Subject Code: 17	627	
	c)	List advantages of RISC processors.	4 M	r
	•)	(Note: Any other valid disadvantages to be considered)		-
	Ans.	Disadvantages of RISC processors :	4	
		1. The performance of a RISC processor depends on the code that is		van
		being executed. The processor spends much time waiting for first		of
		instruction result before it proceeds with next subsequent		
		instruction, when a compiler makes a poor job of scheduling	proce	sso
		instruction execution.	rs 1	M
		2. RISC processors require very fast memory systems to feed	eac	h
		various instructions. Typically, a large memory cache is provided		
		on the chip in most RISC based systems.		
		3. Massive pipeline structure counts to stalling of cycles in RISCs.		
		4. Compiler design for RISC is complex.		
	d)	What is hybrid architecture? Which feature of RISC are adopted	4 M	[
		in CISC processors to make hybrid convergence? Establish your		
		answer with example.		
	Ans.	Hybrid architecture: State of the art processor technology has		
		changed significantly since RISC chips were first introduced.	TT 1	• •
		Because a number of advancements are used by both RISC and CISC	Hybr	'ld
		processors, the lines between the two architectures have begun to	archi	Sect
		blur. In fact, the two architectures almost seem to have adopted the	ure 1	IVI
		CISC chins are now able to execute more than one instruction within		
		a single clock. This also allows CISC chins to make use of pipelining		
		With other technological improvements, it is now possible to fit many		
		more transistors on a single chin		
		Features of RISC are adopted in CISC processors to make hybrid	Featu	ros
		convergence.	adon	ted
		1. Branch prediction	hv	,cu
		2. Pipelining	CISC	: 2
		3. Fixed length instructions	featu	res
		4. More number of registers	<i>2M</i>	[
		Examples:		
		1. Pentium processors	Exam	ple
		2. AMD Athalon processors.	<i>1M</i>	Ī
	e)	Draw the structure of pentium control registers.	4 M	[
	Ans.	Diagram of Pentium control registers:		



Г

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2017	EXAMINATION
----------------------	--------------------

Subject: Advanced Microprocessor

Subject Code:

17627

	B: Pentium, Pentium Pro- and Pentium II only 0 V 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Diagram 4M	
f)	Draw interrupt processing priority table. State the features of	4M	
Δns	INT 3 instruction.		
<i>A</i> 115.	Order Interrupt	t t	
	1 Interrupt Exception	processi	
	2 Single step	ng	
	3 NMI	priority	
	4 Processor extension segment overrun	Table	
	5 INTR	2M	
	6 INT Instruction		
	INT 3H: This is a type 3 interrupt. It is used for debugging purpose.		
	A program being debugged will have the first byte of one of its instructions replaced by the code for breakpoint		
	When the processor gets this instruction, then processor generates		
	type 2 interrupt. The ISR associated with breakpoint is similar to trap		
	ISR and should be capable of displaying the contents of processor		
	registers and also the address at which the breakpoint occurred.		
	Before the ISR exits, it will replace the breakpoint byte with the		
	original first byte of the instruction.		
	0000CH to 0000FH.		
	0000CH to 0000FH.		