

MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

17626

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q. N.	Answer	Marking Scheme
1.	A)	Attempt any three of the following:	12 Marks
	i)	Draw the architecture of 8051.	4 M



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)


(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Code:








MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER-17 EXAMINATION

17626

Subject Code:

8. Four Parallel ports each of 8-bits (PORT0, PORT1, PORT2, PORT3) with a total of 32 I/O lines. 9. One 16-bit program counter and One 16-bit DPTR (data pointer) 10. One 8-bit stack pointer 11. One Microsecond instruction cycle with 12 MHz Crystal. 12. One full duplex serial communication port. State difference between microprocessor and microcontroller (4 points). iv) 4 M S.No Microprocessor Microcontroller (Any correct Ans: 4 point , each: 1 1 A microprocessor is a general A microcontroller is a dedicated chip which mark) purpose device which is called a is also called single chip computer. CPU A microprocessor do not contain A microcontroller includes RAM, ROM, 2 serial and parallel interface, timers, on chip I/O Ports, Timers, interrupt circuitry (in addition to CPU) in a Memories etc.. single chip. Microcontrollers are used in small, 3 Microprocessors are most minimum component designs performing commonly used as the CPU in control-oriented applications. microcomputer systems 4 Microprocessor instructions are Microcontroller instructions are both bit mainly nibble or byte addressable addressable as well as byte addressable. 5 Microcontrollers have instruction sets Microprocessor instruction sets are mainly intended for catering to catering to the control of inputs and large volumes of data. outputs. 6 Microprocessor based system Microcontroller based system design is design is complex and expensive rather simple and cost effective 7 The Instruction set of The instruction set of a Microcontroller is microprocessor is complex with very simple with less number of large number of instructions. instructions. For, ex: PIC microcontrollers have only 35 instructions. 8 A microprocessor has zero status A microcontroller has no zero flag. flag

SUMMER-17 EXAMINATION

	9 Ex 8085,8086 Ex 8051, 8751	
B)	Attempt any one of the following:	6 Marks
i)	Explain deadlock. How it can be avoided?	6 M
Ans:	Deadlock is the situation in which multiple concurrent threads of execution in a system are blocked permanently because of resources requirement that can never be satisfied. A typical real-time system has multiple types of resources and multiple concurrent threads of execution contending for these resources. Each thread of execution can acquire multiple resources of various types throughout its lifetime. Potential for deadlock exist in a system in which the underlying RTOS permits resources sharing among multiple threads of execution In this example, task #1 wants the scanner while holding the printer. Task #1 cannot proceed until both the printer and the scanner are in its possession. Task #2 wants the printer while holding the scanner. Task #2 cannot continue until it has the printer and the scanner. Because neither task #1 nor task#2 is willing to give up what it already has, the two tasks are now deadlocked because neither can continue How to avoid a deadlock is for threads to: Acquire the resources in the same order Release the resource in the revere order 	(Explanation of dead loc : 4 marks , how to avoid : 2 marks)




SUMMER- 17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

17626



Explanation of RS, R/W and EN RS:

RS: is used to make the selection between data and command register. RS=0, command register is selected RS=1 data register is selected.

RW: R/W gives you the choice between writing and reading. R/W=1, reading is enabled. R/W=0 then writing is enabled.

EN: Enable pins is used by the LCD to latch information presented to its data pins. When data is supplied to data pins, a high to low pulse must be applied to this pin inorder for the LCD to latch in the data present at the data pins.



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER- 17 EXAMINATION

Subject Code:

				ollowing:							16 Marks
i)	Draw]	PSW of 80:	51 and st	tate funct	ion of ea	ch bit.					4M
Ans:		D 7							D0	_	(PSW formation): 2 marks , Explanation
		CY	AC	FO	RS1	RS0	ov	-	Р		: 2 marks) PSW forma
		The n	neaning	of variou	s bits of	PSW reg	gister is	shown b	below.	-	
	CY		PSW	7.7	C	arry Flag	5				
	AC		PSW	7.6	A	uxiliary	Carry Fla	ag			
	FO		PSW	.5	F	lag 0 ava	ilable fo	r genera	l purpose.		
	RS1		PSW	.4	R	egister B	ank sele	ct bit 1			
	RS0		PSW	.3	R	egister b	ank seled	et bit 0			
	OV		PSW	.2	0	verflow	flag				
			PSW	.1	U	ser difin	able flag				
	Р		PSW	.0	Pa	rity flag	.set/clea	red by h	ardware.		
					1 . 1	DCO	1.5.64			used the	
	sele	e bits PSW. ect the bank ection of th	register	s of the R	AM locat	tion				ised the	
	sele		registers ne registe	s of the R	AM locat	tion	are give			ised the	
	sele	ect the bank	a registers ne registe	s of the R r Banks a	AM locat	tion Iddresses	s are give nk A	en below		ised the	
	sele	ect the bank ection of th RS1	a registers ne registe	s of the R r Banks a RS0	AM locat nd their a Reg	tion Iddresses	s are give nk A 0	en below Address		ised the	
	sele	ect the bank ection of th RS1 0	a registers ne registe	s of the R r Banks a RS0	AM locat nd their a Reg	tion Iddresses	s are give nk A 0 0	en below Address 0H-07H		ised the	



SUMMER-17 EXAMINATION

17626 Subject Code: Subject Title: EMBEDDED SYSTEM CY, the carry flag This flag is set whenever there is a carry out from the D7 bit. This flag bit is affected after an 8-bit addition or subtraction. It can also be set to 1 or 0 directly by an instruction such as "SETB C" and "CLR C" where "SETB C" stands for "set bit carry" and "CLR C" for "clear carry". • AC, the auxiliary carry flag If there is a carry from D3 to D4 during an ADD or SUB operation, this bit is set; otherwise, it is cleared. This flag is used by instructions that perform BCD (binary coded decimal) arithmetic. P, the parity flag The parity flag reflects the number of 1 s in the A (accumulator) register only. If the A register contains an odd number of Is, then P = 1. Therefore, P = 0 if A has an even number of 1s. • OV, the overflow flag This flag is set whenever the result of a signed number operation is too large, causing the high-order bit to overflow into the sign bit. In general, the carry flag is used to detect errors in unsigned arithmetic operations. The overflow flag is only used to detect errors in signed arithmetic operations **FO Flag 0** This is PSW.5 bit and which is used for general purpose ii) Enlist any four addressing modes with one example each. **4M** ({**Note : 1) Immediate addressing mode Ans: any other 2) Direct addressing mode correct example can 3) Register direct addressing mode write **} 4) Register indirect addressing mode List :2 mark ,example ¹/₂ 5) Indexed addressing mode Mark each list)



SUMMER-17 EXAMINATION

17626 Subject Code: Subject Title: EMBEDDED SYSTEM **Example:** 1) Immediate addressing mode MOV A, #6AH Ex 2 MOV R1,#55 H MOV A, 04H Ex2 MOV P1 , A 2) Direct addressing mode 3) Register direct addressing mode MOV A, R4 Ex2 ADD A, R7 4) Register Indirect address mode MOV A, @R0 EX2 MOV B,@R1 5) Indexed addressing mode. MOVC A, @A+DPTR EX2 MOVC A, @A+PC 4 M iii) State function of pin EA, PSEN, RESET, ALE. (Each 1 Ans: mark) **Function of PSEN:** 1. PSEN stands for - program store enable. The read strobe for external Program Memory is the signal PSEN (Program Store Enable). In an 8031-based system in which an external ROM holds the program code, this pin is connected to the OE pin of the ROM. 2. In other words, to access external ROM containing program code, the 8031/51 uses the PSEN signal. This read strobe is used for all external program fetches. PSEN is not activated for internal fetches. **Function of EA:** 1. EA which stands for external access is pin number 31 in the DIP packages. It is an input pin and must be connected to either Vcc or GND. In other words, it cannot be left unconnected. 2. The lowest 4K (or SK or 16K) bytes of Program Memory can be either in the onchip ROM or in an external ROM. This selection is made by strapping the EA (External Access) pin to either VCC or Vss.



SUMMER-17 EXAMINATION

3. In the 4K byte ROM devices, if the pin is strapped to Vcc, then program fetches to

Subject Title: EMBEDDED SYSTEM

Subject Code:

Ans:	a) MOVC A, @A+DPTR: this instruction copies value at the location given by result of addition of content of accumulator and 16 bit register DPTR.	(Each 1 mark (Note: student can
	a) MOV C A, @A + DPTR b) SWAPA c) MOV 80H, 90H d) MUL AB	
iv)	State the function of following 8051 instruction	4 M
	If external RAM & ROM is not accessed, then ALE is activated at constant rate of 1/6 oscillator frequency, which can be used as a clock pulses for driving external devices.	
	two machine cycles before it is allowed to go low.	
	two machine cycles. In other words, the high pulse must be high for a minimum of	
	3. In order for the RESET input to be effective, it must have a minimum duration of	
	2. This is often referred to as a power-on reset. Activating a power-on reset will cause all values in the registers to be lost. It will set program counter to all 0s.	
	 Pin 9 is the RESET pin. It is an input and is active high (normally low). Upon applying a high pulse to this pin, the microcontroller will reset and terminate all activities. This is the fact that the provide the terminate of terminate	
	Function of RESET:	
	pin of the 74LS373 chip.	
	2. The ALE pin is used for demultiplexing the address and data by connecting to the G	
	latching the low byte of address during accesses to external memory.	
	1. ALE stands for address latch enable. It is an output pin and is active high for	
	Function of ALE:	
	execute properly.	
	The ROM less parts must have this pin externally strapped to VSS to enable them to	
	4. If the pin is strapped to Vss, then all program fetches are directed to external ROM.	
	to addresses 1000H through FFFFH are directed to external ROM.	
	addresses 0000H through OFFFH are directed to the internal ROM. Program fetches	



SUMMER-17 EXAMINATION


	SUMMER- 17 EXAMINATION	
Subject Title	e: EMBEDDED SYSTEM Subject Code: 17626	5
	then after the execution of instruction 'MOVC A, @A+DPTR the value at address '1001H' will be transferred to accumulator.	other example)
	b) SWAP A - Swaps nibbles within the accumulator A: accumulator	
	Description: A nibble refers to a group of 4 bits within one register (bit0-bit3 and bit4- bit7). This instruction interchanges high and low nibbles of the accumulator.	
	Example: SWAP A	
	Before execution: A=E1h (11100001)bin. After execution: A=1Eh (00011110)bin.	
	c) MOV80h,90H: This instruction copy the content of 90h memory address location at memory address location 80h	
	Example : if at 90h location 0Ah data is stored then after execution of this instruction , 0Ah copied at location 80H	
	d) MUL AB - Multiplies A and B Description: Instruction multiplies the value in the accumulator with the value in the B register. The low-order byte of the 16-bit result is stored in the accumulator, while the high byte remains in the B register. If the result is larger than 255, the overflow flag is set. The carry flag is not affected.	
	Example: MUL AB Before execution: A=80 (50h) B=160 (A0h) After execution: A=0 B=32h $A \cdot B=80 \cdot 160=12800$ (3200h)	
v)	Explain Task Synchronization. How it is achieved?	4 M
Ans:	Task Synchronization Synchronization is essential for tasks to share mutually exclusive resources (devices, buffers, etc) and/or allow multiple concurrent tasks to be executed (e.g. Task A needs a result from task B, so task A can only run till task B produces it).	(Note : Any other example of task synchronizat ion can write)
		(Task synchronizat ion : 2marks ,How




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER-17 EXAMINATION







MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>

SUMMER-17 EXAMINATION

Subject Code:

	marks
ORG 0000H	Assembly
MOV SCON, #50H ;serial port mode 1	language program)
;configure timer 1 in auto-reload mode for 4800 baud	
MOV TMOD, #20H ;timer mode 2	
MOV TH1, #-6 ;reload value for4800 baud	
SETB TR1 ;start timer1	
LOOP: MOV SBUF, #'M' ;transmit character	
WAIT: JNB TI, WAIT ; wait for end of transmission	
CLR TI clear TI	
CLR TR1 stop timer1	
JMP LOOP ;re-transmit	
END	
OR c program	
28800 is the maximum baud rate of the 8051 microcontroller	
28800/4800= 6	
That baud rate '6' is stored in the timers	
#include <reg51.h></reg51.h>	
void main()	
{	
SCON= 0×50 ; //start the serial communication on port mode1	
TMOD=0×20; //selected the timer mode//	
TH1=- 6; // load the baud rate	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

<u>MODEL ANSWER</u> SUMMER- 17 EXAMINATION

Subject Code:

	1		1
		TR1=1; //Timer ON	
		SBUF='M'; // transmit character	
		while(TI==0); //wait for end of transmission	
		TI=0; // clear TI	
		TR1=0; //OFF the timer	
		while(1); //continuous loop	
		}	
3.		Attempt any four of the following:	16Marks
	i)	Draw and describe the format of IE SFR of 8051.	4M
	Ans:	Interrupt Enable register (IE): Byte Address: A8H, bit address A8H to AFH	(Format:2 marks, Explanation: 2 marks)
		EA - ET2 ES ET1 EX1 ET0 EX0	
		EX0 : External interrupt0 (INTO) enable bit	
		ET0: Timer-0 interrupt enable bit	
		EX1 : External interrupt1 (INT1) enable bit	
		ET1 : Timer-1 interrupt enable bit	
		ES : Serial port interrupt enable bit	
		ET2 : Timer-2 interrupt enable bit, not for 8051, reserved for future use	
		EA : Enable All bit	
		When EA bit is 0, it is called as global disable i.e. all the maskable interrupts are disabled. And when EA is 1, it enables those interrupts which have their bit set in IE register. i.e. when EA and ET1 is set, and all other bits are reset, this enables the timer1 interrupt. Bit0 to bit5 i.e. all the bits except EA bit are the local enable/ disable bit. When the bit is zero then the respective interrupt is disabled. And when the bit is set and EA is also set, then the respective interrupt is enabled. But if interrupt bit is set and EA=0, all the interrupts are disabled	




MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:



2. Power supply, reset & oscillator circuit:

- Most of the systems have their own power supply. Some embedded system do not have their own power supply. These embedded systems are powered by external power supply e.g. USB based embedded system, network interface card, Graphics Accelerator etc. are powered by PC power supply.
- Reset means that processor begins processing of instructions from starting address • set by default in program counter on power up.
- The clock circuit controls execution time of instructions, CPU machine cycles.



SUMMER-17 EXAMINATION

Subject Code:

17626

Subject Title: EMBEDDED SYSTEM

3.Timers:

	 schedule various tasks system clock is needed. 4. Program & data me In embedded system, s processors have interna for storing program and 5. Interrupt controller It is an interrupt handlinterrupts from various pending for service. 6. I/O ports: 	and for r emory: secondary l memory l data. :: ing mechas s processe	memory like such as ROM	gramming an RTC e disk is avoided. I, RAM, flash/EEF must exist in embe ndling multiple in	(Real time clock). To (Real Time Clock), or Most of the embedded PROM, EPROM/PROM	
	LEDs, LCD actuators,	alarms, n t. The pa sed in long	notors, values urallel ports a g distance con	, printer etc. There re used in short d nmunication.	ey buttons, transducers, e are two types of ports listance communication	
	Some I/O devices like processor. Hence the L devices interfaced to th 8.System Application	motors, /O interfa e embedd specific c s that ca	actuators, val ce circuits are ed processor ircuits	ves, sensors are n e designed to drive	ot compatible with the e such input and output cuits. They consist of	
iii)	List the interrupts us	ed in 805	1. Give their	priorities and vec	tor address.	4 M
Ans:		Source	Priority	Vector Location		(Listing the interrupts: 1
		IE0	1 (Highest)	0003H		mark,
		TF0	2	000BH		Priorities: 1 mark, Vector
		IE1	3	0013H		location: 2 marks)
		TF1	4	001BH		mar K5j
		RI+TI	5 (lowest)	0023H		



SUMMER- 17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

		Interrupt	Vector	Priority		
			Address			
		IE0 / (External interrupt 0 , INT0)	0003H	1		
	-	TF0 / (Timer 0 Interrupt)	000BH	2		
	-	IE1 / (External interrupt 1, INT1)	0013H	3		
	-	TF1 / (Timer 1 Interrupt)	001BH	4		
	-	TI or RI (serial port interrupt)	0023H	5		
iv)	Explain the	features of RTOS. State how it diffe	ers from gene	ral operatin	g system.	4 M
Ans:	task in the sy load.	RTOS: eading & pre-emptibility: The schedu stem and allocate the resource to the t riority: All tasks are assigned priority	hread that nee	ds it most ev	en at peak	(Any four Features - 2 marks, Difference any two points - 2
		communication and synchronizatio other in a timely fashion and ensuring	1	sks pass info	ormation	marks)
		nheritance: RTOS should have large r rity inversion using priority inheritance		ority levels a	nd should	
		encies: The latencies are short and pred ng latency, interrupt latency, interrupt		су		
		o memory management: To ensure p d provide way for task to lock its code				



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>

SUMMER- 17 EXAMINATION

```
Subject Code: 17626
```

	Sr. No.	Desktop OS	RTOS	
	1.	Applications are compiled separately from the OS.	Applications are compiled and linked together with the RTOS.	
	2.	As you turn on your desktop, only OS starts.	At boot up time, application usually gets controlled first and then it starts the RTOS.	
	3.	It is a less reliable system	It is a more reliable system	
	4.	It is not able to customize dependency on applications.	It is able to customize dependency on applications.	
	5.	It does not have deterministic response.	It has deterministic response.	
	6.	Memory required depends on the version.	Memory required (footprint) is very less.	
	7.	It protects itself very carefully from applications.	It does not protect itself as carefully from applications.	
	8.	e.g. Windows, Linux.	e.g. RT Linux, Vx Works.	
v)	Draw labelle	d diagram to interface analog to	o digital converter ADC 0808 to 8051.	4 M
Ans:				(Neat
		P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.6 CR	ADD A ADD B ADD C START ADC 0808 ALE Output Enable EOC Clock	marks)



MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

	B051 VCC 45V TAL1 p2.4 P1.0 N0 ADC0808 INS INS NS P1.7 CLOCK Vref (r) Vref (r) Vref (r) Vref (r) <	
vi)	Explain the starvation with example.	4 M
Ans:	 Starvation: Starvation: Starvation is a resource management problem where a process does not get the resources it needs for a long time because the resources are being allocated to other processes. Starvation generally occurs in a Priority based scheduling System. Where High Priority (Lower Number = Higher Priority) requests get processed first. Thus a request with least priority may never be processed. For example: Consider priority based scheduling with scheduling criteria as the shortest process first. In a ready queue where all the processes are waiting for CPU, shortest process will be selected first. If there is a continuous supply of shortest process then the longer process may never get scheduled on CPU which leads to its starvation. 	




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) **MODEL ANSWER**

SUMMER- 17 EXAMINATION

Subject Code:

: 17626





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) **MODEL ANSWER**

SUMMER-17 EXAMINATION

Subject Code:

17626

)	Explain in brief:	4 M
	a) Device programmer b) Target board.	
ns:	a) Device programmer: Also called as laboratory programmer, a programming system for a application device such as EPROM/ROM or Flash memory or microcontroller memory, PLA. The device to be programmed is inserted into the socket at the device programmer and burns the code using software at the host. i.e. personal computer through serial port. The device programmer software running on the host uses an input file from the locator software output records reflects the final design which has the bootstrap loader and compressed records which the processor decompresses before the embedded system processor starts the execution.	(Device programm :2 marks, Target board-2 marks)
	Target board or machine or system consists of-	
	 A microprocessor or microcontroller, ROM-memory of image of embedded system, RAM- memory for implementation of stack, temporary variables and memory buffers Peripheral devices and interfaces such as RS 232,10/100 base ethernet, parallel ports, USB etc. Example: A simple sample target system is as shown 	
	 A microprocessor or microcontroller, ROM-memory of image of embedded system, RAM- memory for implementation of stack, temporary variables and memory buffers Peripheral devices and interfaces such as RS 232,10/100 base ethernet, parallel ports, USB etc. Example: A simple sample target system is as shown 	

The target board differs from the final system as it interfaces with personal computers as well as work as a standalone system which requires a repeated downloading of the codes during development phase in the flash memory. Also requires repeated modification, testing, simulation, debugging till it works according to final specifications. Once done with, the code is downloaded in ROM (instead of flash memory) in the target system.




MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:








<u>MODEL ANSWER</u>

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:





SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

	 Cross assembler: It is useful to convert object codes for microcontrollers or processor to other codes for another microcontrollers or processor and vice versa. Cross compiler: It is used to create executable code other than one on which the compiler is run. They are used to generate executables for embedded systems or multiple platforms. Linker/Locator: It is used for relocation process. It is done during compilation also it can be done at run time by a relocating loader. It is a program that takes one or more objects generated by compiler and combines them 	
	 into a single executable program. Simulators: A simulator is the s/w that simulates a h/w unit like emulator, peripheral, network and I/O devices on a PC It defines a processor or processing device as well as various versions for the target system Monitors the detailed information of as source code part with labels and symbols during the execution for each single step. Provides the detailed information of the status of memory RAM and simulated ports, simulated peripheral devices of the defined target system Integrated Development Environment (IDE) : It supports for defining a processor family and its version Support a user definable assembler to support a new version or a type of processor. Provides multiuser environment Supports conditional and unconditional break points 	
D \	Provide debugger.	
B)	Attempt any one of the following:	6 Marks
i)	Draw the format of TMOD SFR. Explain Timer modes with diagram.	6 M
Ans:	TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE. GATE C/T M1 M0 GATE C/T M1 M0 TIMER 1 TIMER 0 TIMER 0 TIMER 0 TIMER 0	(Format of TMOD: 2 marks, explanation of four timer modes with diagram : 1 mark each)



SUMMER-17 EXAMINATION

Subject Code:

Timer modes:

(Note: if only timer modes are listed, 1 mark can be given)

(Note: if only mode diagrams are given: $\frac{1}{2}$ mark for each mode = 2 marks can be given)

M1	M0	Mode	Operating mode
0	0	0	13-bit mode
0	1	1	16-bit mode
1	0	2	8-bit auto-reload
1	1	3	8-bit timers using timer0

Mode 0: 13-bit mode for Timer0 & Timer1

It is selected by making M1, M0 in TMOD = 00

This is the **13-bit mode** for both the timers. The 13-bit count is placed in corresponding THx and TLx registers. Mode 0 uses all the 8-bits of THx register and lower 5-bits (bit0 to bit4) of TLx register to hold the 13-bit count. The timer starts working after TRx bit is set in TCON. After starting the timer, the 13-bit count is incremented by one per machine cycle, this is referred as timer operation. If the external clock on pins T0 or T1 is used, the count in registers is incremented by one for every cycle of external clock. Then the timer is working as counter.

The timer is said to overflow when the count in registers TH and TL rolls over to 2000H. This overflow takes after the value 1FFFH (8191d). So maximum count for timer mode 0 is 1FFFH (8191d).

Then the count that should be placed in timer registers

= [maximum count in mode 0] + 1 - desired count

= 1FFFH + 1 - desired count = 2000H - desired count (H)


When the timer overflows the corresponding TF bit in TCON is set. This bit indicates the overflow of the respective timer. And also generates the timer interrupt.



SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:





SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

17626

Mode 2: 8-bit auto-reload mode for Timer0 and Timer1

It is selected by making M1, M0 in TMOD = 10

This is the **8-bit auto-reload mode** for both the timers. The 8-bit count is placed in corresponding THx and TLx registers. Mode 2 uses all the 8-bits of TLx register to hold the 8-bit count. The timer starts working after TRx bit is set in TCON. This 8-bit count in TLx is incremented by one per machine cycle; this is referred as timer operation. If the external clock on pins T0 or T1 is used, the count in registers is incremented by one for every cycle of external clock. Then the timer is working as counter.

The timer is said to overflow when the count in register TLx rolls from FFH to 00H. This overflow takes after the value FFH (255d). So maximum count for timer mode 2 is FFH (255d).


Then the count that should be placed in timer registers

= [maximum count in mode 2] + 1 – desired count

= FFH + 1 - desired count = 100H - desired count (H)

When the timer overflows the corresponding TF bit in TCON is set. This bit indicates the overflow of the respective timer. And also generates the timer interrupt.


Simultaneously the 8051 loads TLx register with the count in THx register. Thus the TLx register is automatically reloaded after the overflow of timer from FFH to 00H. And counting starts again from this value. Again after the overflow, TL is reloaded with the count in TH register. And therefore the Timer mode 2 is called as auto-reload mode, as it reloads the value in TLx from THx, after every overflow. If we want to stop the timer, then reset (clear) the TRx bit in TCON register.



This mode is commonly used for timer1 in serial communication for generating specific baud rate.



SUMMER-17 EXAMINATION



when timer0 is used in mode3, the timer1 can be used in mode0 or mode1 or mode2. Timer1 can be used in these modes if timer1 do not need its own flags TF1 and TR1 (as they will be used by TH0 register). As TF1 is used by TH0 timer register, no interrupt will be generated by timer1. Thus timer1 can be used for baud rate generation or any other application where it does not require the flags TF1 and TR1.




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) **MODEL ANSWER**

SUMMER- 17 EXAMINATION

Subject Code:







MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Code:

	OR	
We are sending 4 pulses as follow ; A B C D ; 1 0 0 1 =09 COIL A & D ON ; 1 1 0 0 =0C COIL A & B ON ; 0 1 1 0 =06 COIL B & C ON ; 0 0 1 1 =03 COIL C & D ON		
;PROGRAM : STEPPER MOTOR ORG 0000H RPT: MOV DPTR,#0400H LOOKUP TABLE MOV R7,#04H CLR A H:MOVC A,@A+DPTR MOV P1,A INC DPTR LCALL DELAY DJNZ R7,H SJMP RPT ORG 0400H DB 09H ;0400H = 09H DB 0CH ;0401H = 0CH DB 06H ;0402H = 06H DB 03H ;0403H = 03H DELAY: MOV R0,#0FFH UP2: MOV R1,#0FFH UP1: DJNZ R1,UP1 DJNZ R0,UP2 RET	DRIVER USING LOOKUP TABLE START THE PROGRAM (LOAD THE STARTING ADDRESS OF LOAD THE COUNTER (CLEAR THE A TAKE THE CODE FROM LOOKUP TABLE SEND THE CODE TO P0 (INCREMENT DPTR FOR NEXT CODE DELAY DECREMENT THE COUNTER STOP PROGRAM AFTER 1800 ROTATION STARTING ADDRESS OF LOOKUP TABLE DELAY LOOP WITIN LOOP	
	OR	
<pre>// C language program Stepper m #include <intel\8052.h> #include <standard.h> void delay (unsigned int); /* COIL A = P1.0 COIL B = P1.1 COIL C = P1.2</standard.h></intel\8052.h></pre>	otor interfacing	



SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

1		COIL D = P1.3 */				
		void main ()				
		<pre>{</pre>	L A & D ON L A & B ON L B & C ON L C & D ON			
		{ Unsigned int x, y; for(x=0; x<=t; x++ for(y=0; y<=675; y)			
		<pre>} [NOTE: Program</pre>	may change. Student can also use the oth ogic and understanding of students.]	ner logic.		
5.		<pre>} [NOTE: Program</pre>	may change. Student can also use the oth ogic and understanding of students.]	ner logic.		16Marks
5.	i)	<pre>} [NOTE: Program Please check the le Attempt any four</pre>	may change. Student can also use the oth ogic and understanding of students.]			16Marks 4M
5.	i) Ans:	<pre>} [NOTE: Program Please check the le Attempt any four State any four log Logic Instructions Logic instructions</pre>	may change. Student can also use the oth ogic and understanding of students.] of the following: ical instructions of 8051 microcontroller.		gisters.	
5.	-	<pre>} [NOTE: Program Please check the le Attempt any four State any four log Logic Instructions Logic instructions</pre>	may change. Student can also use the oth ogic and understanding of students.] of the following: ical instructions of 8051 microcontroller. s perform logic operations upon correspondin		gisters. Cycl e	4M (Any Four instructions:
5.	-	<pre>} [NOTE: Program Please check the le Attempt any four State any four log Logic Instructions Logic instructions After execution, th</pre>	may change. Student can also use the othogic and understanding of students.] of the following: ical instructions of 8051 microcontroller. s perform logic operations upon correspondin e result is stored in the first operand.	ng bits of two reg	Cycl	4M (Any Four instructions:



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>

SUMMER-17 EXAMINATION

Subject Code:

: 17626

ANL A,@Ri	AND indirect RAM to accumulator	1	2	
ANL A,#data	AND immediate data to accumulator	2	2	
ANL direct,A	AND accumulator to direct byte	2	3	
ANL direct,#data	AND immediae data to direct register	3	4	
ORL A,Rn	OR register to accumulator	1	1	
ORL A, direct	OR direct byte to accumulator	2	2	
ORL A,@Ri	OR indirect RAM to accumulator	1	2	
ORL direct,A	OR accumulator to direct byte	2	3	
ORL direct,#data	OR immediate data to direct byte	3	4	
XRL A,Rn	Exclusive OR register to accumulator	1	1	
XRL A,direct	Exclusive OR direct byte to accumulator	2	2	
XRL A,@Ri	Exclusive OR indirect RAM to accumulator	1	2	
XRL A,#data	Exclusive OR immediate data to accumulator	2	2	
XRL direct,A	Exclusive OR accumulator to direct byte	2	3	
XORL direct,#data	Exclusive OR immediate data to direct byte	3	4	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>

SUMMER-17 EXAMINATION

Subject Code:

: 17626

	CLR A		Clears the	accumulator	1	1	
	CPL A		Compleme 0=1)	ents the accumulator (1=0,	1	1	
	SWAP A		Swaps nib	bles within the accumulator	1	1	
	RL A		Rotates bit	ts in the accumulator left	1	1	
	RLC A		Rotates bit through ca	ts in the accumulator left arry	1	1	
	RR A		Rotates bit	ts in the accumulator right	1	1	
	RRC A		Rotates bit through ca	ts in the accumulator right urry	1	1	
ii)	List alterr	nate functi	ions of port 3	3 of 8051 microcontroller.			4M
1 -			I				TIVE
Ans:		Pin	Name	Alternate Function			(½ Mark
		Pin	Name	Alternate Function			(½ Mark
		Pin P3.0	Name RXD	Alternate Function Serial input line			(½ Mark
		Pin P3.0 P3.1	NameRXDTXD	Alternate Function Serial input line Serial output line		-	(½ Mark
		Pin P3.0 P3.1 P3.2	NameRXDTXDINT0	Alternate Function Serial input line Serial output line External interrupt 0			(½ Mark
		Pin P3.0 P3.1 P3.2 P3.3	NameRXDTXDINT0INT1	Alternate Function Serial input line Serial output line External interrupt 0 External interrupt 1			(½ Mark
		Pin P3.0 P3.1 P3.2 P3.3 P3.4	NameRXDTXDINT0INT1T0	Alternate Function Serial input line Serial output line External interrupt 0 External interrupt 1 Timer 0 external input	e strobe		(½ Mark
-		Pin P3.0 P3.1 P3.2 P3.3 P3.4 P3.5	NameRXDTXDINT0INT1T0T1	Alternate FunctionSerial input lineSerial output lineExternal interrupt 0External interrupt 1Timer 0 external inputTimer 1 external input			(½ Mark




MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:





SUMMER- 17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

Bit	Symbol	TCON Bit Function
7	TF1	Timer 1 Overflow flag. Set when timer rolls from all 1's to 0. Cleared when processor vectors to execute interrupt service routine located at program address 001Bh.
6	TR1	Timer 1 run control bit. Set to 1 by program to enable timer to count; cleared to 0 by program to halt timer.
5	TF0	Timer 0 Overflow flag. Set when timer rolls from all 1's to 0. Cleared when processor vectors to execute interrupt service routine located at program address 000Bh.
4	TR0	Timer 0 run control bit. Set to 1 by program to enable timer to count; cleared to 0 by program to halt timer.
3	IE1	External interrupt 1 Edge flag. Set to 1 when a high-to-low edge signal is received on port 3.3 (INT1). Cleared when processor vectors to interrupt service routine at program address 0013h. Not related to timer operations.
2	IT1	External interrupt 1 signal type control bit. Set to 1 by program to enable external interrupt 1 to be triggered by a falling edge signal. Set to 0 by program to enable a low-level signal on external interrupt 1 to generate an interrupt.
1	IE0	External interrupt 0 Edge flag. Set to 1 when a high-to-low edge signal is received on port 3.2 (INTO). Cleared when processor vectors to interrupt service routine at program address 0003h. Not related to timer operations.
0	IT0	External interrupt 0 signal type control bit. Set to 1 by program to enable external interrupt 1 to be triggered by a falling edge signal. Set to 0 by program to enable a low-level signal on external interrupt 0 to generate an interrupt.



MODEL ANSWER

SUMMER-17 EXAMINATION

17626 Subject Code: SCON SFR Value after reset Ô Ô Ô 0 0 0 Ô Ô SCON Bit name SM0 SM1 SM2 REN TB8 RB8 ΤI RI bit7 bit6 bit5 bit3 bit2 bit1 bit0 bit4 Bit Symbol **SCON Bit Function** 7 SM0 Serial port mode bit 1. Set/cleared by program to select mode. 6 SM1 Serial port mode bit 1. Set/cleared by program to select mode. SM0 SM1 Mode Description 0 0 0 Shift register; baud = f/121 0 1 8-bit UART; baud = variable 0 2 1 9-bit UART; baud = f/32 or f/643 1 1 9-bit UART; baud = variable 5 SM2 Multiprocessor communications bit. Set/cleared by program to enable multiprocessor communications in modes 2 and 3. When set to 1 an interrupt is generated if bit 9 of the received data is a 1; no interrupt is generated if bit 9 is a 0. If set to 1 for mode 1, no interrupt will be generated unless a valid stop bit is received. Clear to 0 if mode 0 is in use. 4 REN Receive enable bit. Set to 1 to enable reception; cleared to 0 to disable reception. TB8 3 Transmitted bit 8. Set/cleared by program in modes 2 and 3. 2 RB8 Received bit 8. Bit 8 of received data in modes 2 and 3; stop bit in mode1. Not used in mode 0. 1 ΤI Transmit Interrupt flag. Set to one at the end of bit 7 time in mode 0, and at the beginning of the stop bit for other modes. Must be cleared by the program. 0 RI Receive Interrupt flag. Set to one at the end of bit 7 time in mode

0, and halfway through the stop bit for other moves. Must be

cleared by the program.

Subject Title: EMBEDDED SYSTEM




MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER-17 EXAMINATION

Subject Code:







SUMMER-17 EXAMINATION

17626 Subject Code: Subject Title: EMBEDDED SYSTEM 1. Edit or write the program: Editor is used to write the program. Program is written in assembly i.e .ASM or inembedded C i.e.C. 2. Convert program in machine language To convert the program in machine we have to use either Assembler or Compiler. If program is in assembly then we have to use assembler. Or if program is in embedded C the we have to use Compiler. 3. Debug the program, if there is error repeat the step 1,2,3: Debugger is used to debug i.e to find out errors in the program. If there is error in the program then we have to correct the program i.e remove the errors. For that we have to repeat step 1,2 and 3 until errors become zero. 4. Load hex file in target system When errors are zero, load the hex file into the target board. Target board is the final product or output of the embedded system vi) State eight applications of embedded system. **4M** (¹/₂ Marks 1. Security systems Ans: Each 2. Telephone and banking applications) 3. Defense and aerospace 4. Communication 5. Displays and Monitors 6. Networking Systems 7. Image Processing 8. Network cards and printers 9. Digital Cameras 10. Set top Boxes 11. High Definition TVs



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

<u>MODEL ANSWER</u> SUMMER- 17 EXAMINATION

Subject Code:

	12. DVDs						
	13. Motor and cruise control system						
	14. Body or Engine safety						
	15. Entertainment and multimedia in car						
	16. E-Com and Mobile access						
	17. Robotics in assembly line						
	18. Wireless communication						
	19. Mobile computing and networking						
,	Attempt any four of the following:	16 Marks					
i)	Explain the following assembler directives with one example of each:	4M					
	i) ORG ii) END						
	iii) DB iv) EQU						
Ans:	i) ORG:- Origin	(Each directive – 1					
	It is used to indicate the beginning of address.	mark)					
	Syntax: ORG Syntax						
	The address can be given in either hex or decimal there should be a space of at						
	least one character between ORG & address fields. Some assemblers use ORG should						
	not begin in label field.						
	ii) END:						
	This directive must be at the end of every program. meaning that in the source						
	code anything after the END directive is ignored by the assembler. This indicates to the						
	assembler the end of the source file(asm).						
	Once it encounters this directive, the assembler will stop interpreting program						
	into machine code.						
	e.g. END ; End of the program.						
	iii) DB:- Data Byte						
	Syntax: LABLE: DB Byte						
	Where byte is an 8-bit number represented in either binary, Hex, decimal or						
	ASCII form. There should be at least one space between label & DB.						
	The colon (:) must present after label. This directive can be used at the beginning						
		Page 3					



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>

SUMMER-17 EXAMINATION

Subject Code: 17626

	of	progr	am. The label will be used in program instead of actual byte. There should be at	
	leas	st one	e space between DB & a byte.	
	iv)	EQ	U: Equate	
		I	t is used to define constant without occupying a memory location.	
		Synta	ax: Name EQU Constant	
	I	I	By means of this directive, a numeric value is replaced by a symbol. For e.g.	
	MA	AXIN	10M EQU 99 After this directive every appearance of the label "MAXIMUM"	
	in t	he pr	ogram, the assembler will interpret as number 99 (MAXIMUM=99).	
 ii)	Dra	aw tł	ne format PCON in 8051 microcontroller. Explain function of each bit.	4M
 Ans:				(Format of
AIIS:	(P	COr	N) Special Function Register	PCON
		I	O X X X 0 0 0 Value after Reset SMOD SMOD GF1 GF0 PD IDL Bit name bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0	:2 marks Explanation : 2 marks)
		B it	PCON Bit Function	
		7	SMOD Serial baud modify bit. Set to 1 by program to double baud rate using timer 1 for modes 1, 2, and 3. Cleared to 0 by program to use timer 1 baud rate.	
		6	Not implemented.	
		5	Not implemented.	
		4	Not implemented.	
		3	General purpose user flag bit 1. Set/cleared by program.	
		2	General purpose user flag bit 0. Set/cleared by program.	
		1	Power down bit. Set to 1 by program to enter power down configuration for CHMOS processors.	



SUMMER-17 EXAMINATION

Subject Title: EMBEDDED SYSTEM

Subject Code:

		0	Idle mode bit. Set to 1 by program to enter idle mode configuration for CHMOS processors.	
iii)	Sta	te tv	vo features of simulator and two features of debugger.	4M
iii) Ans:		ature 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CHMOS processors.	(Any two feature of simulator:2 marks, Any two feature of debugger : 2 marks)
	Fe	ature 1.] 2.]	tests the codes for these. es of Debugger: Debugger gives list of errors in the program. Debugger gives the location i.e line number where error is present. Debugger gives bugs in a piece of electronic hardware.	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified) <u>MODEL ANSWER</u>


SUMMER-17 EXAMINATION

Subject Code:

iv)	Explain the concept of inter process communication in Real Time Operating System (RTOS).	4M
Ans:	 Interprocess communication (IPC): 1. Interprocess communication (IPC) is a set of programming interfaces that allow a programmer to coordinate activities among different program processes that can run concurrently in an operating system. 2. This allows a program to handle many user requests at the same time. 3. Since even a single user request may result in multiple processes running in the 	(Concept of inter process communicati on – 4 marks)
	 operating system on the user's behalf, the processes need to communicate with each other. 4. The IPC interfaces make this possible. 5. Each IPC method has its own advantages and limitations so it is not unusual for a single program to use all of the IPC methods. 	
	 IPC methods: 1. Pipes - Named pipes and un named pipes. 2. Message queue 3. Semaphores 4. Shared memory 5. Sockets 	
v)	Explain System-On-Chip (SOC) in Embedded system.	4M
Ans:	SOC in Embedded System: SOC is a System on Chip that has all needed analog as well as digital circuits, processors and software. System on Chip Embeds following: • Embedded processor GPP or ASIP core, • Single purpose processing cores or multiple processor cores, • A network bus protocol core, • An encryption and decryption functions cores,	(Explanation of SOC: 4 marks)
	• Cores for FFT and Discrete cosine transforms for signal processing	



SUMMER-17 EXAMINATION





SUMMER-17 EXAMINATION

Subject Code:

17626

Subject Title: EMBEDDED SYSTEM

described as deterministic) execution pattern. This is particularly of interest to embedded systems as embedded systems often have real time requirements.

A real time requirements is one that specifies that the embedded system must respond to a certain event within a strictly defined time (the deadline). A guarantee to meet real time requirements can only be made if the behaviour of the operating system's scheduler can be predicted (and is therefore deterministic)

Specifications of RTOS:

1. Reliability:

The RTOS is reliable, because it is available for all time and normally it does not fail to perform any function/operation. The reliability of system also depends on the hardware board support package and application code.

2. Predictability:

In RTOS, the user knows within How much time period the RTOS is going to perform the task i.e. The RTOS has predictability. We can predict, determine how much time takes by RTOS.

3. Performance:

The performance of RTOS is very fast so that it can fulfill all timing requirement

4. Compactness:

The RTOS provide compactness. It required less memory space for storage and hence can be used for portable application, like cellphone, ECG machine, etc.

5. Scalability:

RTOS can be used in a wide variety of embedded. They must be able to scale-up or scale-down to suit the application..