

(Autonomous) /IFC - 27001 - 2005 Certified

(ISO/IEC - 27001 - 2005 Certified) SUMMER— 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 1 of 28

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the Figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any Equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant Values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgment on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

1. A) Attempt any five:

20M

a) Convert the following decimal numbers into excess — 3 code.

 $i) (7)_{10}$

 $ii)(45)_{10}$

iii) $(232.8)_{10}$

Ans:

04M

a) convert the following decimal Number into excess-s rode
$$\begin{array}{r}
(7)_{10} = 0111 \\
+0011 \\
\hline
(1010)_{E3C}
\end{array}$$

$$(45)_{10} = 0100 \quad 0101$$

$$+ 0011 \quad 0011$$

$$(0111 \quad 1000)_{E3C}$$



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)


Subject Code: 17320 Subject Code: 17320 Subject Code: 17320


Subject Code: 17320 <u>Model Answer</u> Page 2 of 28

b) Draw the logical diagram of OR gate and NOR gate using NAND gate only.

Ans:

02M for each diagram





c) Convert the following expression in standard SOP form. Y = AB + AC + BC.

Ans:

04M

$$Y = AB + AC + BC$$

$$Y = AB (C+C) + AC (B+B) + (A+A)BC$$

$$= ABC + ABC + ABC + ABC + ABC + ABC$$

$$= ABC + ABC + ABC + ABC .$$

d) Compare between combinational and sequential logic circuits. (Any 04 points).

Ans:

(Any four points)

01M each

PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT
Definition	The output at any instant of time	The output at any instance of time
	depends upon the input present at that	depends upon the present input as well
	instant of time.	as past input and output.
Need of Memory	No memory element required in the	Memory element required to stored bit
	ckt	
Need of clock	Clock input not necessary	Clock input necessary
Examples	E.g. Adders, Subtractors, Code	E.g. Flip flop, Shift registers, counters
	converters, comparators etc.	etc,
Applications	Used to simplify Boolean	Used in counters & registers
	expressions, k-map, Truth table	

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 3 of 28

e) State any four features of PCF 8591.

Ans:

FEATURES (Any four):-

01M each

- 1. Single power supply
- 2. Operating supply voltage 2.5 V to 6 V
- 3. Low standby current
- 4. Serial input/output via I2C-bus
- 5. Address by 3 hardware address pins
- 6. Sampling rate given by I2C-bus speed
- 7. 4 analog inputs programmable as single-ended or
- 8. differential inputs
- 9. Auto-incremented channel selection
- 10. Analog voltage range from VSS to VDD
- 11. On-chip track and hold circuit
- 12. 8-bit successive approximation A/D conversion
- 13. Multiplying DAC with one analog output

f) State different types of ROM and explain anyone in detail.

Ans:

Types 1M, Explanation 3M

There are five basic ROM types:

- 1. ROM Read Only Memory.
- 2. PROM Programmable Read Only Memory.
- 3. EPROM Erasable Programmable Read Only Memory.
- 4. EEPROM Electrically Erasable Programmable Read Only Memory.
- 5. Flash EEPROM memory.

Explanation :- (any one)

Flash Memory:-

- 1. Flash memory is non-volatile RAM memory that can be electrically erased and reprogrammed.
- 2. Flash memory can be written to in block size rather than bytes; it is easier to update it.
- 3. Due to this, the flash memories are faster than EEPROMS which erase and write new data of byte level.
- 4. This type of memory has been named as 'flash memory' because a large block of memory could be erased at one time, i.e. in a single action or 'flash'.
- 5. Important features are high speed, low operating voltage low power consumption.
- 6. Typically applications areas are digital camera's embedded controllers, cellular phones etc.



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 4 of 28

Programmable Read Only Memories (PROM):-

PROM is electrically programmable i.e. the data pattern is defined after final packaging rather than when the device is fabricated. The programming is done with an equipment referred to as PROM programmer. The PROM are one time programmable. Once programmed, the information stored is permanent.

OR

Erasable Programmable Read Only Memories (EPROM):-

In these memories, data can be written in any number of times i.e. they are reprogrammable . Reprogrammable ROMs are possible only in MOS technology. For erasing the contents of the memory, one of the following two methods are employed:

- a) Exposing the chip to ultraviolet radiation for about 30minutes (UVEPROM)
- b) Erasing electrically by applying voltage of proper polarity & amplitude. Electricity erasable Prom is also referred to as E²PROM or EEPROM or EAROM (Electrically alterable ROM)

In this data is stored in the form of charge.

g) State the number of Flip Flops required to construct the following modulus of counter.

i) 7 ii) 85

iii) 98

iv) 11.

Ans:

9) No. Of f|F required

i) 7 - 3 F|Fs.

ii) 85 - 7 F|Fs

iii) 98 - 7 F|Fs.

iv) 11 - 4 F|Fs.

Q.2. Attempt any FOUR:

16M

4M

a) Perform binary subtraction using 2's complement method $(11001)_2 - (1010)_2$

Ans:

$$11001 + 10110$$

1 01111



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION Subject Code: 17320 **Model Answer**

Page 5 of 28

Discard the carry

Final Answer is $(0 1 1 1 1)_2$

2M

b) State De Morgan's theorem and prove by Truth-table method for two variables.


Ans: 02M to each Theorem

a) De Morgan's First Theorem:

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$

It states that the complement of sum equals the product of complements.

Verification of De Morgan's Theorem first law



The value of $\overline{A+B}$ in the column 3 is the same as that of \overline{A} \overline{B} in the column 4 for each of the possible combinations of the variables A & B.

b) De Morgan's Second Theorem:

It states that the complement of product equals the sum of the complements

Verification of De Morgan's Theorem second law




(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u>

Page 6 of 28





The value of $\overline{A \cdot B}$ in the column 3 is the same as that of $\overline{A+B}$ in the column 4 for each possible combinations of the variables A & B.


C) Give the expression of Grey code equivalent of 4-bit binary using K-map.

Ans:

K-map 02M, diagram 01M, truth table 01M







$$G_3 = B_3$$
 $G_3 = B_2 \oplus B_3$
 $G_4 = B_1 \oplus B_2$

 $G_0 = B_0 \oplus B_1$



Subject Code: 17320

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION


(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION


Model Answer

Page 7 of 28



	Bino	ay		G.	lay Co	ode	
*	Inp		Ongood -	00	CIPUI	01	-
B3	B2	B,	Bo	- G3	G 2	G,	Cio
	-				2000	The second	-
0	0	0	0	0	0	OI	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	.1	1
0	0	1	1	()	0	- 1	0
00	1	0	0	0	1 day	100	0
0	1	0	1	0	1	. 1	1 1-
0	1	1	0	0	1	0	1
0		1	1	0	I	0	0
1	10	0	0	Ta .:	1	0	0
li	0	0	1	+	1.	0	1
1	0	1	0	1	1	1	1
1	10		1	1	1	1	0
1	1	0	10	1	0	1	0
1	1	0	1	1	0	111	1
	1 1	1	0	1	0	0	1
	1		1		10	10	10

04M





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 8 of 28

e) Describe any four specifications of DAC.

Ans: (Any four)

01M each

The characteristics of a DAC converter which are generally specified by the manufactures are

- 1) Resolution
- 2) Accuracy
- 3) Setting time or DAC speed
- 4) Gain
- 5) Temperature sensitivity
- 6) Linearity
- 7) Monotonicity

1) Resolution:-

It is defined as the smallest possible change in the output voltage as a fraction or percentage of the full scale output range it can be produced by a single step change in digital input.

2) Accuracy:-

The accuracy of DAC is a measure of difference between the actual output as a percentage of full scale or maximum output voltage.

3) Setting time or DAC speed:-

The operating speed of a DAC is usually specified by giving its setting time which is the time required for the DAC output to go from zero to full scale as the binary input is changed from 0 s to all 1s. Actually the setting time is measured as the time for the DAC output to settle within $\pm \frac{1}{2}$ step size of its final value.

4) **Gain:-**

input.

It is defined as the ratio of the output voltage at DAC to the analog equivalent of digital

5) Temp sensitivity:

The parameters of active and passive devices varies with temp. These changes affects the analog output voltage of DACs. It is specified as $\pm pp\ m/^{o}c$.

6) Linearity: -

In DAC converters, equal increments in the numerical significance of the digital input should result in equal increment in the analog output voltage. In a actual circuit, the input output relationship is not linear. This is due to the error in the resistor values and voltage across the switches. The linearity of the converter is a measure of the precision with which the linear input output relationship is satisfied.

7) Monotonicity:-

It is defined as the quality of DAC having no differential linearity problem. Thus monotonicity implies $\pm \frac{1}{2}$ LSB accuracy.



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified) SUMMER— 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 9 of 28

f) Compare volatile and non -volatile memories (any 4 pts.)

Ans: (Any four) 01M each

Sr No.	Parameter	Volatile	Non-volatile
1.	Definition	Information stored is lost if	Information stored is not lost even if
		power is turned off	power goes off
2.	Classification	All RAMs	ROMs, EPROMs
3.	Effect of power	Stored information is retained	No effect of power on stored
		only as long as power is ON	information
4.	Application	For temporary storage of data.	For permanent storage of data.
5.	Devices used	Volatile memory devices are mainly solid state devices	Nonvolatile memory can be sold state, magnetic or optical
6.	Speed	Volatile memory is very fast in data processing	Nonvolatile memory is slow in data processing as compared to volatile.

3. Attempt any four:

16M

a) Add $(532)_{10}$ and $(248)_{10}$ in BCD.

Ans:

4M

a) Add
$$(532)_{10}$$
 of $(248)_{10}$ in BCD.

$$\frac{532}{(780)_{10}} = \frac{0101 0011 0010}{0111 0111 1010}$$

$$+ 248 = +0010 0100 1000$$

$$0111 0111 1010$$

$$\uparrow Trial d BCD.$$

$$\frac{0111}{7} = \frac{1000 0000}{8}$$

$$\Rightarrow (780)_{10}$$

b) Compare TTL and CMOS logic families on the basis of size, power, cost and speed. Ans: 01M each

PARAMETERS	TTL	CMOS
Size	Large	Small
Power	10mw	10nw
Cost	More expensive	Less expensive
Speed	Faster	Slower

(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 10 of 28

c) Minimize following expression using K-map f (P, Q, R, S) = \sum m (0, 1, 4, 5, 7, 8, 9,12,13,15).

Ans: 04M


$$f(P,Q,R,s) = 2m(0,1,+,5,7,8,9,12,13,15)$$
 $PQ 00 01 11 10$
 $PQ 00 01 11$
 $PQ 00 01$
 $PQ 00 01$

d) Describe the working of 4-bit ripple counter with logic diagram and waveforms.

Ans:

Diagram 1 M,Explanation 1M,Waveform 1M,Truth Table 1M

<u>NOTE:</u> - Explanation in short can be considered, Marks can be given on basis of Truth table, waveform



Working:-

(1) Initaially clock = 0

Therefore all the flip flop be in reset condition Therefore $Q_3Q_2Q_1$ $Q_0 = 0000$

- (2) On the 1st -ve going clock edge
 - As soon as the 1st falling edge of the clock is given to FF 0, it will toggle as $T_0 = 1$

Hence $Q_0 = 1$

• Q₀ is connected to clock input of FF1. Since Q₀ has changed from 0 to 1, it is treated as the +ve clock edge by FF1.



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 11 of 28

- Therefore no change in Q_1 because FF1 is a –ve edge triggered.
- After 1st clock pulse the counter outputs are $Q_3Q_2Q_1$ $Q_0 = 0001$
- (3) At the 2nd falling edge of the clock
 - On the arrival of 2^{nd} falling edge, FF0 toggles again, to make $Q_0 = 0$.
 - This change in Q_A (from 1 to 0) acts as –ve clock edge for $Q_1 = 1$
 - Hence after 2^{nd} clock pulse the counter output are $Q_3Q_2Q_1$ $Q_0 = 0010$
- (4) At the 3rd falling edge of clock
 - On arrival of 3rd falling edge FF0 toggles again & Q₀ becomes 1 from 0
 - Since this is +ve going change [0 to 1] FF 1 does not respond to it & remains inactive. So Q_1 does not change. Therefore $Q_3Q_2Q_1$ $Q_0 = 0011$ and so on till the 16^{th} clock pulse and then the counter reached the final count i.e. $Q_3Q_2Q_1$ $Q_0 = 1111$. After 16^{th} clock pulse the operation of counter repeats.

Truth table:-

Input clock pulse	Q ₃	Q_2	Q ₁	Q_0	Decimal equivalent count
Ł	0	0	0	0	0
7_	0	0	0	1	1
7_	0	0	1	0	2
Ł	0	0	1	1	3
T	0	1	0	0	4
7_	0	1	0	1	5
7_	0	1	1	0	6
-	0	1	1	1	7
7 _	1	0	0	0	8
7 _	1	0	0	1	9
7 _	1	0	1	0	10
Ŧ_	1	0	1	1	11
7 _	1	1	0	0	12



(Autonomous)


(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 12 of 28

7_	1	1	0	1	13
74_	1	1	1	0	14
74_	1	1	1	1	15
74_	0	0	0	0	0 (count repeats)

Waveform:-



e) State advantages and disadvantages of single slope ADC.

Ans:

Advantages of single slope ADC:

2M

- It is very simple in construction.
- It is easy to design
- It is less expensive.
- It is faster than dual slope ADC.

Disadvantages of single slope ADC:

2M

- It is comparatively very slow.
- Conversion time does not remain constant.
- It needs longer conversion time.

f) Describe the working of Flash-memory.

Ans:

Flash Memory:

4M

- 1. Flash memory is non-volatile RAM memory that can be electrically erased and reprogrammed.
- 2. Flash memory can be written to in block size rather than bytes; it is easier to update it.
- 3. Due to this, the flash memories are faster than EEPROMS which erase and write new data of byte level.



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 13 of 28

- 4. This type of memory has been named as 'flash memory' because a large block of memory could be erased at one time, i.e. in a single action or 'flash'.
- 5. Important features are high speed, low operating voltage low power consumption.
- 6. Typically applications areas are digital camera's embedded controllers, cellular phones etc.

Q.4 Attempt any FOUR:

16M


a) State the rules for BCD addition.

Ans: 04M

BCD	Addition	
	1 00	Com
Case 1000	Case 2	Case 3
F	R v v T	1
Sum ≤ 9	8um < 9	Sum>9 (Invalid BCD)
Carry = 0	casey =1	cary = 0
1 2 2 3	+	1
Answer is	Add 6 to the	Add 6 to the
contection	. sum to get	Sum to get
1110	contetto answel	correct answer
or enample?	2231	8
decimol BCD	9 1001	7 0111
2 0010	+800010000	+6 +0110
01.0	17 0001	13 1101
8 0 1000	carry	invalid BCD
carry valid	Add 6 to the sum	so add 6
BCD	1.000 000 100	1101
	+ 0110	+ 0110
	1011	10011
	an . (1 7)	ans (13)

b) Draw two input OR gate, using ECL logic family (only diagram). Ans:

04M





(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION


Subject Code: 17320 <u>Model Answer</u> Page 14 of 28

c) Realize full subtractor using K-map.

Ans:

01M truth table, 011/2M K map, 011/2M logical diagram

It has 3 inputs, A_n (minued), B_n (subtrahend) & C_{n-1} (borrows from previous stage) & two outputs (difference & borrow).





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION Model Answer


Subject Code: 17320 Page 15 of 28

d) Describe positive and negative edge triggering methods of clock with their logical symbol.

Ans: 02M each triggering


The edge at which the transitions of clock pulse occurs from low to high is called rising/leading edge of clock pulse .Similarly the edge at which the transition of clock pulse occurs from high to low is called falling edge or trailing edge of clock pulse.

When the flip-flop is triggered by the leading or falling edge of the clock pulse to change its output state, it is called edge triggering.




+ ve edge triggering:

Changes from 0 to 1 if FF responds to rising edge of the c/k pulse or to +ve voltage spikes, it is known as 'positive edge triggered FF.



- ve edge triggering:

Changes from 1 to 0. If FF responds to falling edge of the c/k pulse or to -ve voltage spikes, it is known as -ve edge triggered flip flop.



e) Calculate the analog output of 4-bit DAC if the digital input is 1101. Assume VFS=5V.

04M Ans:



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified) SUMMER— 16 EXAMINATION

Subject Code: 17320

Model Answer

Page 16 of 28

The output analog voltage vo by non R-2R ladder N(10)

DAC- ckt is given by.

$$V_0 = -\left(\frac{RF}{3R}\right) \frac{V_R}{24} \left[8b_3 + 4b_2 + 2b_1 + b_0\right]$$

For 4-bit.

When $VFS = 5V_9$ furput is 1101 g Hon

$$V_0 = -\frac{RF}{3R} \left(\frac{V_R}{16}\right) \left[3b_3 + 2b_2 + 2b_1 + b_0\right]$$

if $RF = 3R_9$ f $V_R = 5$, $P_P = 1101$,

$$V_0 = -\frac{5}{16} \left[8(1) + 4(1) + 2(0) + 1\right]$$

$$V_0 = -\frac{5}{16} \left[8(1) + 4(1) + 2(0) + 1\right]$$

$$V_0 = -\frac{5}{16} \left[8(1) + 4(1) + 2(0) + 1\right]$$

$$V_0 = -\frac{5}{16} \left[8(1) + 4(1) + 2(0) + 1\right]$$


The negative sign indicates output is taken from non- inverting mode of amplifier. Which can be ignored.

f) Draw the logic diagram of 4-bit SIPO shift register and explain its working principle.

Ans:

02M diagram & 02M for working

NOTE: Truth table & Waveform can be considered in working





(Autonomous) (ISO/IEC - 27001 - 2005 Certified)


SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 17 of 28

Explanation:-

- The serial input parallel output shift register is shown above (SIPO).
- It accepts the input data serially i.e. one bit at a time and outputs the stored data in parallel form.
- At the end of each clock pulse (-ve edge) a first data bit of higher significant bit(as LSB is entered first) enters into the D_i i/p of FF₁ and Q output of every FF gets shifted to the next FF on right side.
- Thus once the data bits are stored, each bit appears on its respective output line & all bits are available simultaneously at Q_3 Q_2 Q_1 Q_0 rather than an a bit by bit basis with the serial output.

D in=1101




Q5 Attempt any four:

16M

a) Realize the following expression using K-map.

$$Y = f(A, B, C, D) = \sum m(O, 2, 3, 5, 6, 7, 10, 11) + d(8, 14, 15)$$
 and implement it

Ans:- K Map 2M ,Design 2M





Subject Code: 17320

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION


(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Page 18 of 28



b) Simplify the following expression using Boolean laws

$$Y = (A + B) (A + C)$$

$$Y = ABC + A\overline{B}C + AB\overline{C}$$

Ans:-

$$Y = (A+B) (A+C)$$

$$Y = AA + AC + AB + BC$$

$$Y = A + AC + AB + BC$$

$$Y = A(1+C+B) + BC$$

$$Y = A + BC$$

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u>

Page 19 of 28

$$Y = ABC + ABC + ABC$$

$$Y = AC (B+B) + ABC$$

$$Y = AC + ABC$$

$$Y = A(C+CB)$$

$$Y = A(B+C)$$

2 mais

OR

(A+B)(A+C)

AA+AC+BA+BC

=A+AC+AB+BC s

since, A+A=A and BA=AB

=A(1+C)+AB+BC

=A+AB+BC

since1+c=1


=A(1+B)+BC

=A+BC

since1+B=1

c) Draw the circuit of master slave JK FF using NAND gate and list its advantages
Ans:- 03M circuit diagram, 01M advantage

Diagram:-



Advantage:-

- 1) Race around condition is avoided
- 2) Triggering circuit is simple and easy to design.



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION


Subject Code: 17320 <u>Model Answer</u> Page 20 of 28

c) Draw and explain the block diagram of successive approximation method ADC.

Ans:-

02M diagram, 02M explanation

<u>NOTE:-</u> Any other relevant diagram & explanation can be considered Diagram:-



Explanation:-

- The Counter is first reset to all 0s and then MSB is set. Then the SAR waits for a signal from comparator indicating whether the DAC output is greater or less than the analog input voltage. If the comparator output is high, then the DAC output is less than V_{in} & SAR will keep the MSB set. If the comparator output is low, then the DAC output is greater than V_{in} & SAR will reset the MSB. SAR will set the next MSB on the next clock pulse. It will keep or reset this bit depending on the output from the comparator.. This process is repeated down to the LSB & at this time the desired number is in the counter. Since the conversion involves operating on a one bit or one FF at a time ,beginning with the MSB, the ring counter is used to select MSB or FF. the SAR keeps a bit if the D/A output is less than V_{in} & reset a bit if the D/A output is less than V_{in} . Only one clock pulse is needed for each such bit.
- Thus this method is the process of approximating the analog voltage by trying a 1- bit at a time beginning with the MSB. This conversion also called as serial conversion.
- d) Convert the given binary number into decimal, hexadecimal, octal and grey code $(10111101)_2$ Ans:-




(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u>

Page 21 of 28



e) Implement the following function using de-multiplexer.

 $F_1 = \sum m(1,2,5,6,7,11,14)$

 $F_2 = \pi M(0,1,2,5,6,7,8,11,12,15)$

Ans:-

02M each

2 mary

2 males

 $F_1 = \sum_{m} (1,2,5,6,7,11,14)$

F2 = TTM (0,1,2,5,6,7,8,11,12,15)



Subject Code: 17320

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)


SUMMER-16 EXAMINATION Model Answer

Q6 Attempt any four: **16M**

a) Describe CMOS inverter with diagram.

Ans:-Diagram:- 02M diagram, 02M explanation

Page 22 of 28




Description:-

The basic CMOS logic circuit is an inverter shown in fig. For this circuit the logic levels are 0V (logic 0) and V_{cc} (logic 1). When $V_1 = V_{cc}$, T_1 turns ON and T_2 turns OFF. Therefore $V_0 \approx 0V$, and since the transistors are connected in series the current I_D is very small. On the other hand, when $V_1 = 0V$, T_1 turns OFF and T_2 turns ON giving an output voltage $V_0 \approx V_{cc}$ and I_D is again very small. In either logic state, T₁ or T₂ is OFF and the quiescent power dissipation which is the product of the OFF leakage current and V_{cc} is very low. More complex functions can be realized by combinations of inverters.

b) Design 32: 1 multiplexer using 16: 1 multiplexer and one 2: 1 multiplexer.

04MAns:-



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER- 16 EXAMINATION


Subject Code: 17320 <u>Model Answer</u> Page 23 of 28

c) Describe the working of BCD to 7 segment decoder with truth table and circuit diagram. Ans:- 02M circuit diagram, 01M explanation, 01M truth table

- BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.
- In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.
- A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments
- Therefore there are 2 types of display
 - 1. Common Cathode Display
 - 2. Common Anode Display

Circuit diagram:-

BCD to 7 segment decoder Using IC 7447






(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u>

Page 24 of 28




-	B	O	inpu	4	7 segment coded outputs				Display			
_	D	C	В	A	٩	Ь	С	d	le	1 f	9	Display
_	0	0	0	0	(1	1	1	1	1	0	171
	0	0	0	1	_ O	1	ı	0	0	0	0	1
	0	O	1	O	1	1	0	1	١	0	(13
	0	0	1	- [1]	1	- 1	1 .	1	0	O	1	=1
	0	1	0	0	0	1	1	0	0	(1	1-;
	0	t	0	1	1	0	-	1	0	1	٨	15
	0	1)	0	0	0	.1.	١	1	1	1	1-
	0	t	١	1	5-1	1	1	0	0	O	0	7
	1	0	0	0	(١	.1	1	1	1	1	151
	1	0	0	١	l *	1	1	0	0	1)	'='

d) Design 3-bit synchronous counter and draw O/P waveform (only logic diagram, table and waveforms expected).

Ans:-

 $01M\ truth\ table,\ 01M\ logical\ diagram,\ 01M\ design\ table,\ 01M\ waveform$





(Autonomous)


(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 25 of 28

Table:-

		de Selection			FLIP-FLO	P inputs		
(Counter state		F	FF0		1	FF2	
Q ₂	Q_1	Q_{0}	J_0	K ₀	J_1	K ₁	J_2	K ₂
0	0	0	1	×	0	×	0	×
0	0	1	X	1	1	×	0	×
0	1	0	1	×	×	0	0	×
0	1	1	×	r	×	1	1	×
1	0	0	1	· ×	0	×	×	0
1	0	1	×	1	1	×	×	0
1	1	0	1	×	×	0	×	0
1	1	1	×	1	X	1	×	1
0	0	0						



Truth table:-

Input clock pulse	\mathbf{Q}_2	Q_1	$\mathbf{Q_0}$	Decimal equivalent count
7_	0	0	0	0
7Ł	0	0	1	1
- F	0	1	0	2
7-	0	1	1	3
ŢŁ.	1	0	0	4
ŢŁ.	1	0	1	5
J.	1	1	0	6
7-	1	1	1	7



(Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION


Subject Code: 17320 **Model Answer** Page 26 of 28


3	0	0	0	0 (Sequence
32 P				repeat)

e) Draw the circuit diagram of 4-bit R-2R ladder DAC and obtain its output voltage expression.

Ans:-

02M voltage equation, 02M diagram





Therefore output analog voltage V_0 is given by,

$$V_{0} = -\left(\frac{Pf}{3R} \cdot \frac{VR}{2^{4}} b_{0} + \frac{Pf}{3R} \cdot \frac{VR}{2^{3}} b_{1} + \frac{Pf}{3R} \cdot \frac{VR}{2^{2}} b_{2} + \frac{Pf}{3R} \cdot \frac{VR}{2^{1}} b_{3}\right)$$

$$V_{0} = -\left(\frac{Pf}{3R}\right) \left(\frac{VR}{2^{4}}\right) \left[8b_{3} + 4b_{2} + 2b_{1} + b_{0}\right]$$

$$V_o = -\left(\frac{Rf}{3R}\right)\left(\frac{VR}{2^4}\right)\left[8b3 + 4b2 + 2b1 + bo\right]$$



(Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER-16 EXAMINATION

Model Answer

Subject Code: 17320 Page 27 of 28


Design 3: 8 line decoder and give IC number for the same.

Ans:-


03M for designing, 01M for IC number

3:8 Decoder:-

- A decoder generally decodes a binary value into a non-binary one by setting exactly one of its *n* outputs to logic "1".
- A binary decoder is a de-multiplexer with an additional data line that is used to enable the decoder. An alternative way of looking at the decoder circuit is to regard inputs A, B and C as address signals. Each combination of A, B or C defines a unique memory address.
- A decoder with 3 binary inputs (n = 3), would produce a 3-to-8 line decoder (TTL 74138)



74LS138 Binary Decoder






(Autonomous) (ISO/IEC - 27001 - 2005 Certified)


SUMMER- 16 EXAMINATION

Subject Code: 17320 <u>Model Answer</u> Page 28 of 28



OR

De-multiplexer as a decoder



The decoder uses 3 selector inputs called A, B and C which together can make 8 possible combinations $(2^3=8)$ and thus has 8 outputs (0,1,2,3,4,5,6) and 7).

Unlike the multiplexer the decoder does not required some gates in order to realize Boolen expression in the canonical SOP form.

IC number for 3:8 decoder is 74138