



WINTER – 19 EXAMINATION

Subject Name: Digital Technique

Model Answer




Subject Code: **17333**

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme																														
Q.1	(A)	<b>Attempt any SIX of the following:</b>	<b>12 Marks</b>																														
	(a)	<b>Compare analog system with digital system. ( any 4 points)</b>	<b>2M</b>																														
	<b>Ans:</b>	<table border="1"> <thead> <tr> <th>Parameter</th> <th>Analog systems</th> <th>Digital systems</th> </tr> </thead> <tbody> <tr> <td>1. Type of signals processed</td> <td>Analog signals</td> <td>Digital signals</td> </tr> <tr> <td>2. Type of display</td> <td>Analog meters</td> <td>Digital displays using LED and LCD.</td> </tr> <tr> <td>3. Accuracy</td> <td>Less</td> <td>More</td> </tr> <tr> <td>4. Design complexity</td> <td>Difficult to design</td> <td>Easier to design</td> </tr> <tr> <td>5. Memory</td> <td>No memory</td> <td>They have Memory</td> </tr> <tr> <td>6. Storage of information</td> <td>Not Possible</td> <td>Possible</td> </tr> <tr> <td>7. Effect of noise</td> <td>More</td> <td>Less</td> </tr> <tr> <td>8. Versatility</td> <td>Less</td> <td>More</td> </tr> <tr> <td>9. Distortion</td> <td>More</td> <td>Less</td> </tr> </tbody> </table>	Parameter	Analog systems	Digital systems	1. Type of signals processed	Analog signals	Digital signals	2. Type of display	Analog meters	Digital displays using LED and LCD.	3. Accuracy	Less	More	4. Design complexity	Difficult to design	Easier to design	5. Memory	No memory	They have Memory	6. Storage of information	Not Possible	Possible	7. Effect of noise	More	Less	8. Versatility	Less	More	9. Distortion	More	Less	<b>2M(1/2 each)</b>
Parameter	Analog systems	Digital systems																															
1. Type of signals processed	Analog signals	Digital signals																															
2. Type of display	Analog meters	Digital displays using LED and LCD.																															
3. Accuracy	Less	More																															
4. Design complexity	Difficult to design	Easier to design																															
5. Memory	No memory	They have Memory																															
6. Storage of information	Not Possible	Possible																															
7. Effect of noise	More	Less																															
8. Versatility	Less	More																															
9. Distortion	More	Less																															
	(b)	<b>Perform the following multiplication in binary number system:</b>  <b><math>(15)_{10} \times (8)_{10}</math></b>	<b>2M</b>																														



	Ans:		2M															
	(c)	<p><b>Define following characteristics of IC's</b></p> <p>(i) <b>Propagation delay</b> (ii) <b>Noise immunity</b></p>	2M															
	Ans:	<p>(i) <b>Propagation delay:</b> Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.</p> <p>(ii) <b>Noise immunity:</b> The circuit's ability to tolerate noise signals is referred to as noise immunity. It is generally expressed in terms of high level and low level noise margins (expressed in voltage)</p>	1M each															
	(d)	<p><b>Draw logic symbol and truth table of two i/p Ex-NOR gate.</b></p>	2M															
	Ans:	 <p><math>Y = \bar{A}\bar{B} + AB</math> <math>Y = A \odot B</math></p> <p><b>TRUTH TABLE:</b></p> <table border="1" data-bbox="243 1218 641 1554"> <thead> <tr> <th>A</th> <th>B</th> <th><math>Y = A \odot B</math></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	A	B	$Y = A \odot B$	0	0	1	0	1	0	1	0	0	1	1	1	1M each
A	B	$Y = A \odot B$																
0	0	1																
0	1	0																
1	0	0																
1	1	1																
	(e)	<p><b>Draw block diagram of 4:1 Mux and give its truth table.</b></p>	2M															
	Ans:	 <p style="text-align: center;">Truth table</p> <table border="1" data-bbox="893 1722 1218 1858"> <thead> <tr> <th><math>S_1</math></th> <th><math>S_0</math></th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td><math>I_0</math></td> </tr> <tr> <td>0</td> <td>1</td> <td><math>I_1</math></td> </tr> <tr> <td>1</td> <td>0</td> <td><math>I_2</math></td> </tr> <tr> <td>1</td> <td>1</td> <td><math>I_3</math></td> </tr> </tbody> </table>	$S_1$	$S_0$	Y	0	0	$I_0$	0	1	$I_1$	1	0	$I_2$	1	1	$I_3$	1M each
$S_1$	$S_0$	Y																
0	0	$I_0$																
0	1	$I_1$																
1	0	$I_2$																
1	1	$I_3$																
	(f)	<p><b>How many flip-flop are required to construct following modulus counter</b></p>	2M															



		<p>(i) 56 (ii) 83 (iii) 99 (iv) 10</p>	
	<b>Ans:</b>	<p>The Number of flip flops are calculated from the formula: <math>2^n \geq m</math> Where n= no of flip flops and m is the number of states.</p> <p>i) <math>56 = 6</math> ii) <math>83 = 7</math> iii) <math>99 = 7</math> iv) <math>10 = 4</math></p>	1/2 each
	<b>(g)</b>	<b>List any four applications of A/D converter.</b>	<b>2M</b>
	<b>Ans:</b>	<p>1. In a digital signal processing system, an ADC is required if the input signal is analog. For example, a fast video ADC is used in TV tuner cards. 8, 10, 12, or 16 bit analog to digital controllers are common in microcontrollers.</p> <p>2. They are also needed in digital storage oscilloscopes.</p> <p>3. Analog to digital converters are used in music reproduction technology when done using computers. In such an application, an ADC is needed when an analog recording is used in order to create the PCM data stream that goes onto a CD or a digital music file.</p> <p>4. ADC is used in Cell phones</p> <p>5. Computers use analog-to-digital converters in order to convert signals from analog to digital before they can be interpreted. For example, a modem will convert signals from digital to analog before transmitting them over telephone lines that carry only analog signals. These signals are then converted back into digital form at the receiving end so that the computer can interpret the data in digital format.</p> <p>6. ADC is used in digital voltmeters</p> <p>7. ADC is used in digital oscilloscope</p>	<b>Any four Applications 2M</b>
	<b>(h)</b>	<b>Write any four Boolean laws used to reduce Boolean Expression.</b>	<b>2M</b>
	<b>Ans:</b>	<p>Boolean laws: <math>A + 1 = 1</math>  <math>A + 0 = A</math>  <math>A \cdot 1 = A</math>  <math>A \cdot 0 = 0</math>  <math>A + A = A</math>  <math>A \cdot A = A</math>  <math>A+B = B+A</math>  <math>A \cdot B = B \cdot A</math>  <math>(A + B) + C = A + (B + C)</math>  <math>(A \cdot B) \cdot C = A \cdot (B \cdot C)</math>  <math>A (B + C) = A B + A C</math>  <math>A + (B \cdot C) = (A + B) (A + C)</math></p>	<b>Any 4 Boolean laws 1/2 each</b>

	<b>b)</b>	<b>Attempt any TWO of the following:</b>	<b>8 Marks</b>
	<b>(a)</b>	<b>Define the following terms with reference to logic families:</b> (i) <b>Threshold voltage</b>	<b>4M</b>



- (ii) Power dissipation
- (iii) Operating speed
- (iv) Logic voltage level

Ans  
:

- (i) **Threshold voltage:** Threshold voltage is defined as the minimum voltage that required to make the transistor ON.
- (ii) **Power dissipation:**  
It is the amount of power dissipated in an IC.  
Power Dissipation is given by  $P = V_{cc} \times I_{cc}$   
This power is in milliwatts.
- (iii) **Operating speed:**  
Speed of Operation: Speed of a logic circuit is determined by the time between the application of input and change in the output of the circuit.
- (iv) **Logic voltage level:**  
**Positive Logic:** A Logic 1 level represents a more positive of the two voltage levels while the least positive of the two voltage levels represents a logic 0 level.  
Example, If +5 V represents a logic 1 level And 0 V represents a logic 0 level Logic 1 = +5V Logic 0 = 0V Or if logic 1 = +5V, logic 0 = +2V  
**Negative Logic:** A Logic 1 level represents a most negative of the two voltage levels while the least negative of the two voltage levels represents a logic 0 level.  
Example, If 0V represents a logic 1 level And +5V represents a logic 0 level Logic 1 = 0V Logic 0 = +5V Or if logic 1 = +2V, logic 0 = +5V

1M each

(b) State and prove De Morgan's theorems

4M

Ans  
:

**Theorem1:** It states that the complement of a sum is equal to product of its complements.

A	B	$\overline{A+B}$	$\overline{A}$	$\overline{B}$	$\overline{A} \cdot \overline{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

LHS       $\overline{A+B} = \overline{A} \cdot \overline{B}$       RHS

**Theorem2:** It states that, the complement of a product is equal to sum of the complements.

A	B	$\overline{AB}$	$\overline{A}$	$\overline{B}$	$\overline{A} + \overline{B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

LHS       $\overline{AB} = \overline{A} + \overline{B}$       RHS


: Verification of the theorem  $\overline{AB} = \overline{A} + \overline{B}$

2M each



	(C)	<b>Add <math>(83)_{10}</math> and <math>(34)_{10}</math> in BCD.</b>	<b>4M</b>
	<b>Ans :</b>		<b>Conversion-1M</b>  <b>Addition-1M</b>     <b>Final Answer-2M</b>
<b>Q. 2</b>		<b>Attempt any FOUR of the following:</b>	<b>16 Marks</b>
	(a)	<b>Convert <math>(2003.31)_{10}</math> to hex equivalent.</b>  <b>Fractional Part</b> $(.31 \times 16) = 4.96$ MB $(0.96 \times 16) = 15.36$ (F) $(.36 \times 16) = 5.76$ $(.76 \times 16) = 12.16$ (C) ↓ LSD  <b>Integer part</b> 	<b>4M</b>           <b>2M fractional part</b>     <b>2M integer part</b>
	<b>Ans :</b>	Final answer = $(7D3.4F5C)_{16}$  <b>Implement the following expression by minimizing the variable using Universal gate</b>  $Y = A\bar{B} + AB + \bar{A}BC + ABC$	<b>4M</b>

Ans  
:



$$= A\bar{B} + AB + \bar{A}BC + ABC$$

$$= A(B + \bar{B}) + BC(A + \bar{A})$$


$$= A + BC$$

4M

(c) Simplify using K map and Realize reduced expression using gates  $f(A,B,C,D) = \sum m(1,3,4,5,7,9,11,13,15)$

4M

Ans  
:



Kmap-1M


Pair-1M

Final equation-2M

(d) Draw master slave- JK flip-flop using NAND gates and explain its working.

4M

Ans  
:



Master Slave JK FF.

Case	Inputs			Outputs		Remarks
	CLK	J	K	$Q_{n+1}$	$\bar{Q}_{n+1}$	
I	X	0	0	$Q_n$	$\bar{Q}_n$	No change
II	$\overline{JL}$ (1)	0	0	$Q_n$	$\bar{Q}_n$	No change
III	$\overline{JL}$ (1)	0	1	0	1	Reset
IV	$\overline{JL}$ (1)	1	0	1	0	Set
V	$\overline{JL}$ (1)	1	1	$\bar{Q}_n$	$Q_n$	Toggle

(2M-diagram, 1M-truth table, 1M-explanation)



**Truth table**

Master Slave flip flop, the master directly gets the clock pulse, whereas the slave gets the clock pulse through a NOT gate. Hence even if the output of slave is connected to input of master, the output of slave cannot change as it does not get the clock transition.

**Case I: Clock=x, J=K=0**  
For clock=1 the master is active, slave is inactive. As J=K=0. Therefore Output of master i.e. Q<sub>1</sub> and  $\overline{Q}_1$  will not change. Hence the S and R inputs to the slave will remain unchanged.

**Case II: clock= present, J=K=0**  
This condition has been already discussed in case I.

**Case III:**  
Clock=1: Master active, slave inactive.  
Output of the master become Q<sub>1</sub>=0 and  $\overline{Q}_1$ =1. That means S=0 and R=1  
Clock=0: slave active master inactive  
Outputs of the slave become Q=0 and  $\overline{Q}_1$ =1  
Thus we get a stable output from the Master Slave.

**Case VI:**  
Clock =1 master active, slave inactive  
Outputs of master become Q<sub>1</sub>=1 and  $\overline{Q}_1$ =0 i.e. S=1, R=0  
Clock=0: master inactive slave active.  
Outputs of slave become Q=1 and  $\overline{Q}_1$ =0.  
Again if clock=1 then it can be shown that the outputs of the slave are stabilized to Q=1 and  $\overline{Q}_1$  = 0

**Case V: CLK: = , J=1, K=1**

Clock =1: master will be active, slave inactive.  
Outputs of master will toggle so S and R also will be inverted. Clock=0: master inactive, slave active

- Outputs of the slave will toggle.

These changed outputs are returned back to the master inputs.

- But since clock=0, the master is still inactive. So it does not respond to these changed outputs.
- This avoids the multiple toggling which leads to the race around condition. Thus the master slave flip flop will avoid the race around condition.

(e) **Draw symbol of D flip-flop and write down its truth table** **4M**

Ans :

**(2M- symbol  
2M- truth table)**



Truth Table:

clock	Input D <sub>n</sub>	Output Q <sub>n+1</sub>
1	0	0
1	1	1

(Note: Symbol of D flip flop using any triggering method can be consider.)

(f)

Convert following equation to standard SOP form

$$Y = (A + B\bar{C})(B + AC)$$

4M

Ans :

① SOP

$$Y = (A + B\bar{C})(B + AC)$$

$$Y = AB + A\bar{A}C + B\bar{B}C + AB\bar{C}\bar{C}$$

$$Y = AB + AC + B\bar{C} + 0$$

$$Y = AB\bar{C}(\bar{C} + C) + AC(B + \bar{B}) + (AB)(\bar{C}\bar{C})$$

$$Y = \frac{AB\bar{C} + AB\bar{C}C}{2} + \frac{ABC + A\bar{B}C}{2} + \frac{AB\bar{C} + \bar{A}B\bar{C}}{2}$$

$$Y = AB\bar{C} + ABC + A\bar{B}C + \bar{A}B\bar{C}$$

$$Y = m_7 + m_6 + m_5 + m_2$$

4M

Q. 3

Attempt any FOUR of the following :


16 Marks

a)

Design half adder circuit using NOR gates only.


4M

Ans :




K-map simplification for carry and sum

For Carry



$$\text{Carry} = AB$$

For Sum



$$\text{Sum} = A\bar{B} + \bar{A}B$$


$$= A\oplus B$$

Truth Table-1M

Kmap-1M

Diagram-2M





b) Describe edge triggered flip-flop with waveforms.

4M

Ans  
:





Diagram-1M



**Positive Edge Triggered SR Flip flop**

**Explanation**

Case 1: S=0 & R=0

For S=0 and R=0 there is no change in the state of flip flop

Case 1: S=0& R=1

For S=0 and R=1 the flip flop is reset

Case 1: S=1&R=0

For S=1 and R=0 the flip flop is set


Case 1: s=1 & R=1

S=1 and R=1 this is the invalid state of flip flop

Explainat  
ion-1M



Clock	S	R	Output
↑	0	0	Qn [ No Change]
↑	0	1	0 [Reset]
↑	1	0	1 [Set]
↑	1	1	Invalid State

Truth  
Table-1M



Wavefor  
m 1M

(Note: Any flip flop using either positive or negative edge trigger can be consider.)

c)	<b>State any four applications of DAC.</b>	<b>4M</b>																																																																																																																								
Ans :	<p>Digital Motor Control Computer Printers Sound Equipment (e.g. CD/MP3 Players, etc.) Function Generators/Oscilloscopes Digital Audio (Note: Any other applications also can be considered)</p>	<b>4M(1M each)</b>																																																																																																																								
d)	<b>Draw logic diagram of 1:8 demultiplexer. Write its truth table.</b>	<b>4M</b>																																																																																																																								
Ans :	 <p style="text-align: center;">OR</p>  <table border="1" data-bbox="483 877 1140 1150"> <thead> <tr> <th>Data Input</th> <th colspan="3">Select Inputs</th> <th colspan="8">Outputs</th> </tr> <tr> <th>D</th> <th>S<sub>2</sub></th> <th>S<sub>1</sub></th> <th>S<sub>0</sub></th> <th>Y<sub>7</sub></th> <th>Y<sub>6</sub></th> <th>Y<sub>5</sub></th> <th>Y<sub>4</sub></th> <th>Y<sub>3</sub></th> <th>Y<sub>2</sub></th> <th>Y<sub>1</sub></th> <th>Y<sub>0</sub></th> </tr> </thead> <tbody> <tr><td>D</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D</td></tr> <tr><td>D</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D</td><td>0</td></tr> <tr><td>D</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D</td><td>0</td><td>0</td></tr> <tr><td>D</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>D</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>D</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>D</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>D</td><td>1</td><td>1</td><td>0</td><td>0</td><td>D</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>D</td><td>1</td><td>1</td><td>1</td><td>D</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>	Data Input	Select Inputs			Outputs								D	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	D	0	0	0	0	0	0	0	0	0	0	D	D	0	0	1	0	0	0	0	0	0	D	0	D	0	1	0	0	0	0	0	0	D	0	0	D	0	1	1	0	0	0	0	D	0	0	0	D	1	0	0	0	0	0	D	0	0	0	0	D	1	0	1	0	0	D	0	0	0	0	0	D	1	1	0	0	D	0	0	0	0	0	0	D	1	1	1	D	0	0	0	0	0	0	0	<p>logic diagram-2M  Truth Table-2M</p>
Data Input	Select Inputs			Outputs																																																																																																																						
D	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>																																																																																																															
D	0	0	0	0	0	0	0	0	0	0	D																																																																																																															
D	0	0	1	0	0	0	0	0	0	D	0																																																																																																															
D	0	1	0	0	0	0	0	0	D	0	0																																																																																																															
D	0	1	1	0	0	0	0	D	0	0	0																																																																																																															
D	1	0	0	0	0	0	D	0	0	0	0																																																																																																															
D	1	0	1	0	0	D	0	0	0	0	0																																																																																																															
D	1	1	0	0	D	0	0	0	0	0	0																																																																																																															
D	1	1	1	D	0	0	0	0	0	0	0																																																																																																															
e)	<b>What is race around condition and how it can be avoided? Explain.</b>	<b>4M</b>																																																																																																																								
Ans :	<p>Race around Condition: In a JK flip flop the Race Around condition occurs when J=K=1 i.e. when the FF is in the toggle mode. Elimination of Race around Condition Race around condition can be avoided using</p> <ol style="list-style-type: none"> <li>1. Master Slave Flip Flop.</li> <li>2. Edge Triggered Flip Flop</li> </ol> <p><b>Master Slave Flip Flop :</b> The Master-Slave Flip-Flop is basically a combination of two JK flip-flops connected together in a series configuration. Out of these, one acts as the “<b>master</b>” and the other as “<b>slave</b> “.The slave simply follows the master The master is active for 1 clock period and slave is active for another clock period avoiding the race condition</p> <p><b>Edge Triggered Flip Flop :</b> In edge triggered JK flip flop, the positive/negative clock pulse is present only for a very short time. Hence by the time the changed outputs return back to the inputs of NAND gates , the clock pulse has died down to zero. Hence the multiple toggling cannot take place. Thus the edge triggering avoids the race around condition.</p>	<p>Race around condition-1M How eliminate-1M Explanation-2M</p>																																																																																																																								
f)	<b>Design 1 bit comparator using K-map &amp; draw its logic diagram.</b>	<b>4M</b>																																																																																																																								

Ans  
:

A	B	A>B	A<B	A=B
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

Truth Table of 1 bit comparator

		A>B	
		0	1
A	B	0	0
	1	1	0


Equation is  $A > B = A \cdot \bar{B}$

		A<B	
		0	1
A	B	0	1
	1	0	0

Equation is  $A < B = \bar{A} \cdot B$

		A=B	
		0	1
A	B	0	0
	1	0	1

The equation is  $A = B = \bar{A} \cdot \bar{B} + A \cdot B$   
= A XNOR B



Truth Table-1M  
Kmap-1.5M  
Diagram-1.5M


Q. 4 (A) Attempt any FOUR of the following:

16 Marks

(a) Draw the logical diagram of MOD 11 counter and describe its operation with truth table.

4M

Ans  
:



Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Y output
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


K-Map

Truth Table


Explanation :

Diagram-2M  
Explanation-1M  
Truth Table-1M  
(Kmap is optional)

- A MOD-11 counter will have 11 states it will count from 0 to 10 and reset when the count goes above 10
- For constructing a MOD-11 counter we require 4 T type Flip flops as  $N = 2^M - 1$  Where M is number of states and N is number of flip flops



OR



(b) Compare R-2R and Weighted Register DAC.

4M

Ans  
:

SNo	Weighted Resistor DAC	R-2R Ladder Type DAC
1	Simple Construction	Slightly Complicated
2	Wide range of resistors are required	Resistors of two values are required
3	One resistor per bit	Two resistors per bit
4	Not easy to expand for more number of bits	Easy to expand for more number of bits

Any 4  
point-1M  
each

(c) Differentiate between Asynchronous and Synchronous counter.

4M

Ans  
:

No.	Asynchronous Counter	Synchronous Counter
1.	In an Asynchronous Counter the output of one Flip Flop acts as the clock Input of the next Flip Flop.	In a Synchronous Counter all the Flip Flop's are Connected to a common clock signal.
2.	Speed is Low	Speed is High
3.	Only J K or T Flip Flop can be used to construct Asynchronous Counter	Synchronous Counter can be designed using JK,RS,T and D FlipFlop.
4.	Problem of Glitch arises	Problem of Lockout
5.	Only serial count either up or down is possible.	Random and serial counting is possible.
6.	Settling time is more	Settling time is less
7.	Also called as serial counter	Also called as Parallel Counter
8.		


Any 4  
point-1M  
each

(d) Classify memories. Give function of each type.

4M



<p>Ans : :</p>	<div style="text-align: center;"> </div> <p>The basic function of memory device is to store data</p> <ul style="list-style-type: none"> <li>Sequential Memories are storage devices that read stored data in sequence</li> <li>Random Access Memory is a temporary or volatile storage device. Data can be accessed in any order. It is a read write memory</li> <li>Read Only Memory is a permanent or Non-Volatile memory device. We can only read but cannot write on it</li> <li>Content-addressable memory (CAM) is a special type of computer memory used in certain very-high-speed searching applications</li> </ul>	<p>Classification-2M</p> <p>Explanation-2M</p>																		
<p>(e)</p>	<p><b>Compare combinational logic system and sequential logic system.</b></p>	<p>4M</p>																		
<p>Ans : :</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">PARAMETERS</th> <th style="text-align: center;">COMBINATIONAL CIRCUIT</th> <th style="text-align: center;">SEQUENTIAL CIRCUIT</th> </tr> </thead> <tbody> <tr> <td><b>Definition</b></td> <td>The output at any instant of time depends upon the input present at that instant of time.</td> <td>The output at any instance of time depends upon the present input as well as past input and output.</td> </tr> <tr> <td><b>Need of Memory</b></td> <td>No memory element required in the ckt</td> <td>Memory element required to store bit</td> </tr> <tr> <td><b>Need of clock</b></td> <td>Clock input not necessary</td> <td>Clock input necessary</td> </tr> <tr> <td><b>Examples</b></td> <td>E.g. Adders, Subtractors, Code converters, comparators etc.</td> <td>E.g. Flip flop, Shift registers, counters etc.</td> </tr> <tr> <td><b>Applications</b></td> <td>Used to simplify Boolean expressions, k-map, Truth table</td> <td>Used in counters &amp; registers</td> </tr> </tbody> </table>	PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT	<b>Definition</b>	The output at any instant of time depends upon the input present at that instant of time.	The output at any instance of time depends upon the present input as well as past input and output.	<b>Need of Memory</b>	No memory element required in the ckt	Memory element required to store bit	<b>Need of clock</b>	Clock input not necessary	Clock input necessary	<b>Examples</b>	E.g. Adders, Subtractors, Code converters, comparators etc.	E.g. Flip flop, Shift registers, counters etc.	<b>Applications</b>	Used to simplify Boolean expressions, k-map, Truth table	Used in counters & registers	<p>Any 4 point-1M each</p>
PARAMETERS	COMBINATIONAL CIRCUIT	SEQUENTIAL CIRCUIT																		
<b>Definition</b>	The output at any instant of time depends upon the input present at that instant of time.	The output at any instance of time depends upon the present input as well as past input and output.																		
<b>Need of Memory</b>	No memory element required in the ckt	Memory element required to store bit																		
<b>Need of clock</b>	Clock input not necessary	Clock input necessary																		
<b>Examples</b>	E.g. Adders, Subtractors, Code converters, comparators etc.	E.g. Flip flop, Shift registers, counters etc.																		
<b>Applications</b>	Used to simplify Boolean expressions, k-map, Truth table	Used in counters & registers																		
<p>f)</p>	<p><b>Simplify following equation using Boolean algebra and draw its circuit diagram:</b>  <math>Z = (\overline{X} \cdot \overline{W} + \overline{Y} \cdot \overline{Z}) (X \cdot W + \overline{Y} Z)</math></p>	<p>4M</p>																		
<p>Ans : :</p>																				




Q. 5

Attempt any FOUR of the following:


16 Marks

(a) For the logic circuit shown in figure below, what will be the expression for output Y? Identify the basic gates & universal gates used in ckt.

4M



Ans :




Final output-2M

Identification of gate-2M

(b) Draw and explain SISO with truth table and timing diagram.

4M

Ans :



**Description**-As shown a 4 bit SISO shift register consists of 4 D flip-flop, data is fed from first flip-flop and on application of clock pulses the data is shifted from first flip-flop to the

Diagram 1M


explanation- 1M,



last flip-flop, working as serial in and serial out shift register. Let the data be -1111.  
The truth table and timing diagram is as shown below

[Table for 3230 shift left operation]

Clock	$Q_3$	$Q_2 = D_3$	$Q_1 = D_2$	$Q_0 = D_1$	$D_{in} = D_0$
Initially	0	0	0	0	0
1 <sup>st</sup> ↓	0	0	0	1	1 (Serial In)
2 <sup>nd</sup> ↓	0	0	1	1	1
3 <sup>rd</sup> ↓	0	1	1	1	1
4 <sup>th</sup> ↓	1	1	1	1	1 (Serial In)
5 <sup>th</sup> ↓	1	1	1	1	0
6 <sup>th</sup> ↓	1	1	0	0	0
7 <sup>th</sup> ↓	1	0	0	0	0
8 <sup>th</sup> ↓	0	0	0	0	0



(NOTE: give marks to siso shift right operation also)

truth  
table- 1M

timing  
diagram-  
1M


(c)

Reduce the following expression using K-map & Implement it using NAND gates.

$$Y = \sum M(1,3,5,7,8,10,14)$$

4M

Ans  
:




(Note: Implementation using NAND gate using other technique also can be consider)

(d)

Draw & explain block diagram of BCD to seven segment decoder/driver using IC 7447 with its truth table.

4M

Ans  
:



1. BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.
  2. In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.
  3. A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments
  4. Therefore there are 2 types of display 1. Common Anode Display 2. Common Cathode Display
  5. As the 74LS47 decoder is designed for driving a common-anode display, a LOW (logic-0) output will illuminate an LED segment while a HIGH (logic-1) output will turn it "OFF".
  6. For normal operation, the LT (Lamp test), BI/RBO (Blanking Input/Ripple Blanking Output) and RBI (Ripple Blanking Input) must all be open or connected to logic-1 (HIGH).
- Truth Table of BCD to seven segment decoder using IC7447(common Anode)

Decimal No. displaye d	BCD Inputs				Outputs						
	D	C	B	A	a	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	1	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	1	1	0	0

Diagram  
2M

explain  
1M


truth  
table 1M

e)

Draw D flip flop using  
(i) SR flip-flop  
(ii) JK flip-flop

4M

Ans  
:



2M each

(f)

Convert  $(6AC)_{16} = (?)_{10} = (?)_2$

4M



<p>Ans :</p>	<p>Convert <math>(6AC)_{16} = (?)_{10} = (?)_2</math> <span style="float: right;">[H → D 2mk] [H → 8 2mk]</span></p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>6</td> <td>A</td> <td>C</td> </tr> <tr> <td><math>16^2</math></td> <td><math>16^1</math></td> <td><math>16^0</math></td> </tr> </table> <p><math>\therefore (6AC)_{16} = (6 \times 16^2) + (A \times 16^1) + (C \times 16^0)</math>  <math>= (6 \times 16^2) + (10 \times 16^1) + (12 \times 16^0)</math>  <math>= 1536 + 160 + 12</math></p> <p><math>(6AC)_{16} = (1708)_{10}</math></p> <p style="text-align: center;"> <math>\begin{matrix} 6 &amp; A &amp; C \\ \downarrow &amp; \downarrow &amp; \downarrow \\ 0110 &amp; 1010 &amp; 1100 \end{matrix}</math> </p> <p><math>\therefore (6AC)_{16} = (011010101100)_2</math></p>	6	A	C	$16^2$	$16^1$	$16^0$	<p>2M each</p>
6	A	C						
$16^2$	$16^1$	$16^0$						
<p>Q. 6</p>	<p>Attempt any TWO of the following:</p>	<p>16 Marks</p>						
<p>(a)</p>	<p>Find the Boolean expression for logic circuit given below.</p>	<p>8M</p>						
<p>Ans :</p>	<p>Q) (i) - 4 marks (ii) - 4 marks</p> <p>(i) </p> <p><math>\therefore Y = A\bar{B} + \bar{A}B</math></p> <p>(ii) </p> <p><math>\therefore Y = \overline{\bar{A} + \bar{B}}</math></p>							
<p>(b)</p>	<p>Convert following expression into standard SOP form.          (i) <math>\bar{A} + B\bar{C}\bar{D}</math>          (ii) <math>\bar{A}BC + B\bar{D}</math></p>	<p>8M</p>						



Ans  
:

Q.6 (i) 4 marks (ii) 4 marks

(i)  $\bar{A} + B\bar{C}\bar{D}$

total variables = 4 (A, B, C, D)  
 missing variables in 1<sup>st</sup> term = B, C, D  
 missing variable in 2<sup>nd</sup> term = A

$$= \bar{A} \cdot 1 \cdot 1 \cdot 1 + 1 \cdot B\bar{C}\bar{D} \quad [A \cdot 1 = A] \quad (1 \text{ mark})$$

$$= \bar{A}(B+\bar{B})(C+\bar{C})(D+\bar{D}) + (A+\bar{A}) \cdot B\bar{C}\bar{D} \quad [A+\bar{A}=1] \quad (1 \text{ mark})$$

$$= (\bar{A}B + \bar{A}\bar{B})(C\bar{D} + C\bar{D} + \bar{C}D + \bar{C}\bar{D}) + AB\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$$

$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + AB\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$$

$$= \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}B\bar{C}\bar{D} + AB\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$$

(1 mark)

= Standard SOP form

Q.6 (ii)  $A\bar{B}C + B\bar{D}$

total variables = 4 (A, B, C, D)  
 missing variables in 1<sup>st</sup> term = D  
 missing variables in 2<sup>nd</sup> term = A, C

$$= A\bar{B}C \cdot 1 + 1 \cdot 1 \cdot B\bar{D} \quad [A \cdot 1 = A] \quad (1 \text{ mark})$$

$$= A\bar{B}C[D+\bar{D}] + (A+\bar{A})B(C+\bar{C})\bar{D} \quad [A+\bar{A}=1] \quad (1 \text{ mark})$$

$$= A\bar{B}CD + A\bar{B}C\bar{D} + (A+\bar{A})(B\bar{C}\bar{D} + \bar{B}C\bar{D}) \quad (1 \text{ mark})$$

$$= A\bar{B}CD + A\bar{B}C\bar{D} + AB\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D}$$

(1 mark)


= Standard SOP form

(c) Draw the circuit diagram of 3 bit R-2R ladder DAC. Obtain its output voltage expression.


8M

Ans

:




The circuit is simplified using Thevenin's theorem. Thus the simplified diagram is



Similarly for digital input of 010 & 100 the equivalent voltages  $\frac{V_R}{4}$ ,  $\frac{V_R}{2}$  respectively

$\therefore$  the equivalent circuit is



$\therefore$  output voltage  $V_o$  is given by

$$V_o = - \left[ \frac{R_F}{8R} \cdot \frac{V_R}{8} b_0 + \frac{R_F}{3R} \cdot \frac{V_R}{4} b_1 + \frac{R_F}{3R} \cdot \frac{V_R}{2} b_2 \right]$$

(1 mark)

$$V_o = - \left( \frac{R_F}{3R} \right) \left( \frac{V_R}{8} \right) (4b_2 + 2b_1 + b_0)$$

### 3 BIT R-2R LADDER DAC

$$V_{out} = - ((R_F/3R) V_R \times b_0/2^3 + R_F/3R V_R \times b_1/2^2 + R_F/3R V_R \times b_2/2^1)$$

$$= - (R_F/3R) (V_R/2^3) (2^2 b_2 + 2^1 b_1 + 2^0 b_0)$$

$$= - (R_F/3R) (V_R/2^3) (4b_2 + 2b_1 + b_0)$$