



SUMMER- 18 EXAMINATION


Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: **17320**

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answers	Marking Scheme
1	a	<b>Attempt any six:</b>	<b>12-Total Marks</b>
	i	Convert (AC) H into binary and octal.	2M
	Ans:	1) $(AC)_H = (?)_2 = (?)_8$ $= (1010\ 1100)_2$	1M
		2) $(AC)_H = \frac{(10\ 101\ 100)_2}{\begin{matrix} \downarrow & \downarrow & \downarrow \\ 2 & 5 & 4 \end{matrix}} = (254)_8$	1M
	ii	Draw symbol, Truth table and logical equation of Ex-OR gate.	2M
	Ans:	 <p style="text-align: center;">Symbol</p>	½ M
			½ M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Logical equation:  $Y = A\bar{B} + \bar{A}B$

A	B	Out
0	0	0
0	1	1
1	0	1
1	1	0


Truth Table

1M

iii Draw logic diagram of half adder and write its logical equation.

2M

Ans: Logic Diagram of Half adder:



Logic Equation:

$$S = A\bar{B} + \bar{A}B$$

$$C = A.B$$

Diagram

½ M  
XOR(S)

½ M  
AND(C)

Logic  
Equation


½ M

½ M

iv Draw symbol of positive edge triggered and negative.

2M

Ans:



OR

1 M For positive edge trigger and 1 M for negative edge trigger (Pulse or Flip Flop)




SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320



v	<p>Specify the function of –</p> <p>1) IC 74245:</p> <p>2) IC 74151:</p>	2M
Ans:	<p><b>1) IC 74245: Octal Bus Transceiver</b></p> <p>a) It is octal bidirectional buffer IC</p> <p>b) It is used as a driver for the data bus</p> <p>c) Total 16 bus drivers, 8 for each direction with tristate output</p> <p>d) The direction of data flow is controlled by DIR pin</p> <p><b>2) IC 74151: 8:1 Multiplexer</b></p> <p>a) It has 8 inputs and 1 output</p> <p>b) <math>2^N = 8</math>, <math>N=3</math> select lines, whose bit combination determines which combination is selected at output</p>	<p>1M (Minimum One function)</p> <p>1M (Minimum One function)</p>
vi	<p>What is Flash memory?</p>	2M
Ans:	<p>1. Flash Memory is nonvolatile RAM memory</p> <p>2. It can be Electrically erased and reprogrammed</p> <p>3. Flash memory can be written into blocks size rather than byte. It is easy to update.</p> <p>4. It is faster than EEPROM as EEPROM edit the data at Byte level.</p> <p>5. As large block of data can be erased at one time (or flash)thus called as flash</p>	(Any 4 points) ½ M each



SUMMER– 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

	memory.  6. Features: High speed, low operating voltage and low power consumption  7. Applications: 1. Cellular phone  2. Digital camera's embedded controller.	
vii	Write applications of DAC and ADC.	2M
Ans:	1. In Process control system  2. Low power converter for remote data acquisition  3. Battery operated equipment  4. Acquisition of analog values in automotive, audio and TV application  (Any suitable relevant application should be considered)	1 M(Any two)
viii	List advantages of TTL logic family.	2M
Ans:	1. Low propagation delay, hence TTL circuits are fast.  2. Power dissipation is independent of Frequency.  3. No latch ups.  4. TTL is compatible to other logic families.  5. High current sourcing and sinking capabilities.  (Relevant advantages should be considered)	½ M each (any 4)
b	<b>Attempt any TWO:</b>	<b>08-Total Marks</b>
i	Perform binary subtraction using 2's complement method.  (12) <sub>10</sub> – (08) <sub>10</sub>	4M



**SUMMER- 18 EXAMINATION**

**Subject Name: Principles of Digital Techniques**

**Model Answer**

Subject Code: 

<b>17320</b>
--------------

Ans:	<p>1. Finding equivalent binary for <math>(12)_{10}</math> and <math>(08)_{10}</math></p> <p><math>(12)_{10} = (1100)_2</math></p> <p><math>(08)_{10} = (1000)_2</math></p> <p>2. Taking 1's complement of <math>(1000)_2</math></p> <p>1's complement of 1000 <math>\Rightarrow 0111</math></p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="padding-right: 20px;">+</td> <td style="text-align: center;">1</td> </tr> <tr> <td style="border-top: 1px solid black;"></td> <td style="border-top: 1px solid black; text-align: center;">1000</td> </tr> </table> <p>2's complement            <math>1000</math></p> <p>3. Adding <math>(12)_{10}</math> and 2's complement of <math>(08)_{10}</math></p> <table style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="padding-right: 10px;"></td> <td style="text-align: center;">1100</td> </tr> <tr> <td style="padding-right: 10px;"></td> <td style="text-align: center;">+ 1000</td> </tr> <tr> <td style="border-top: 1px solid black;"></td> <td style="border-top: 1px solid black; text-align: center;">10100</td> </tr> <tr> <td style="padding-left: 10px;">carry <math>\longrightarrow</math></td> <td style="padding-left: 10px;">1</td> </tr> </table> <p>4. If carry comes discard carry</p> <p>5. Answer is positive and in real form <math>\Rightarrow (0100)_2 = (04)_{10}</math></p>	+	1		1000		1100		+ 1000		10100	carry $\longrightarrow$	1	1M  1M  1M  1M
+	1													
	1000													
	1100													
	+ 1000													
	10100													
carry $\longrightarrow$	1													
ii	Convert following expression into canonical SOP form $Y = A + BC + ABC$	4M												
Ans:	<p><math>Y = A + BC + ABC</math></p> <p><math>= A \cdot 1 \cdot 1 + BC \cdot 1 + ABC</math>                            Multiplying each sum by missing term</p> <p><math>= A(B + \bar{B})(C + \bar{C}) + BC(A + \bar{A}) + ABC</math>                            As <math>(B + \bar{B}) = 1</math></p>	1M For each step												



**SUMMER- 18 EXAMINATION**

**Subject Name: Principles of Digital Techniques**

**Model Answer**

Subject Code: 17320

$$= ABC + A\bar{B}C + AB\bar{C} + ABC + A\bar{B}\bar{C} + \bar{A}BC + ABC \quad \text{discarding similar terms (A+A=A)}$$

Thus the canonical form of given expression is

$$Y = ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + \bar{A}BC$$

iii Draw excitation table for RS Flip-flop and JK flip-flop.

4M

Ans:

SR Flip-flop			
Q(t)	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation table for SR Flip Flop

JK flip-flop			
Q(t)	Q(t+1)	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Excitation table for JK Flip Flop

2M for each table

Q. No.	Sub Q. N.	Answers	Marking Scheme												
2		<b>Attempt any FOUR:</b>	<b>16- Total Marks</b>												
	a	Compare TTL, ECL and CMOS logic family on following points: <ul style="list-style-type: none"> <li>(i) Basic gates</li> <li>(ii) Component used</li> <li>(iii) Propagation delay</li> <li>(iv) Power dissipation</li> </ul>	4M												
	Ans:	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 25%;">Parameter</th> <th style="width: 25%;">TTL</th> <th style="width: 25%;">ECL</th> <th style="width: 25%;">CMOS</th> </tr> </thead> <tbody> <tr> <td>Basic gates</td> <td>NAND</td> <td>OR-NOR</td> <td>NOR-NAND</td> </tr> <tr> <td>Component used</td> <td>Transistors</td> <td>Difference amplifiers</td> <td>CMOS</td> </tr> </tbody> </table>	Parameter	TTL	ECL	CMOS	Basic gates	NAND	OR-NOR	NOR-NAND	Component used	Transistors	Difference amplifiers	CMOS	1M EACH
Parameter	TTL	ECL	CMOS												
Basic gates	NAND	OR-NOR	NOR-NAND												
Component used	Transistors	Difference amplifiers	CMOS												

**SUMMER- 18 EXAMINATION**

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Propagation delay	10ns	2ns	70-105ns
Power dissipation	10mW	40-55mW	1.01mW

b Design half subtractor using truth table and k-map. 4M

Ans:

**Block Diagram**

A	B	D	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table

**For Difference**

A \ B	0	1
0	0	1
1	1	0

Difference =  $A\bar{B} + \bar{A}B$   
=  $A \oplus B$

**For Borrow**

A \ B	0	1
0	0	1
1	0	0

Borrow =  $\bar{A}B$

Logic Circuit of Half Subtractor

c Draw 4 bit left shift SISO register, truth table and waveforms for data 1011. 4M

Ans:

1. Logical Diagram



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

2. Truth Table

Timing Pulse	Serial output at Q <sub>D</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Serial Input
Initial value	0	0	0	0	0	
After 1 <sup>st</sup> clock pulse	0	0	0	0	1 ← 1	
After 2 <sup>nd</sup> clock pulse	0	0	0	1	1 ← 1	
After 3 <sup>rd</sup> clock pulse	0	0	1	1	0 ← 0	
After 4 <sup>th</sup> clock pulse	1 ← 1	1	1	0	1 ← 1	
After 5 <sup>th</sup> clock pulse	1 ← 1	1	0	1	0	0
After 6 <sup>th</sup> clock pulse	0 ← 0	0	1	0	0	0
After 7 <sup>th</sup> clock pulse	1 ← 1	1	0	0	0	0

3. Waveform:

Truth Table

2M-waveform






SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques


Model Answer

Subject Code: 17320



d Study the following circuit and draw waveforms for Q and x. consider last value of Q = 1.

4M



last Value of Q = 1.

Fig. No. 1

Ans: Waveforms:

1M for synchro  
nised T,  
clk, Vcc




SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320



$$x = Q \cdot \overline{V_{cc}} + \overline{Q} \cdot V_{cc}$$

As  $V_{cc}=1$ , Output of Ex-OR gate will be

When  $Q=0, V_{cc}=1 \rightarrow X=1$

$Q=1, V_{cc}=1, \rightarrow X=0$

wave

1M For waveform of Q

2M for waveform of X

e Differentiate between weighted resistor method DAC and R-2R ladder DAC. (any four points)

4M

Ans:

Sr. No	Weighted Resistor DAC	R-2R Ladder Type DAC
1	Simple Construction	Slightly Complicated
2	Wide range of resistors are required	Resistors of two values are required
3	One resistor per bit	Two resistors per bit
4	Not easy to expand for more number of bits	Easy to expand for more number of bits

1M each point






SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

$$\begin{array}{r}
 + \quad 00110011 \\
 \hline
 \quad 10010111
 \end{array}$$

Q. No.	Sub Q. N.	Answers	Marking Scheme
3		<b>Attempt any FOUR:</b>	<b>16-Total Marks</b>
	a	Minimize the following expression using k-map and realize it using basic logic gates. $Y = \sum m(1, 3, 4, 5, 6, 7)$	4M
	Ans:		2 M – K-map & 2M - Realization

**SUMMER– 18 EXAMINATION**

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320


b	<p>What is race around condition? How it can be avoided?</p>	4M
Ans:	<p><b>Race around condition:</b></p> <ul style="list-style-type: none"> <li>Race around condition occurs in J K Flip-flop only when <math>J=K=1</math> and clock/enable is high (logic 1) as shown below-</li> </ul> <div style="text-align: center;"> <p>Waveform showing Race around condition.</p> </div> <ul style="list-style-type: none"> <li>In JK Flip-flop when <math>J=K=1</math> and when clock goes high, output should toggle (change to opposite state), but due to multiple feedback output changes/toggles many times till the clock/enable is high.</li> <li>Thus toggling takes place more than once, called as racing or race around condition.</li> </ul> <p><b>Steps to avoid racing condition in JK Flip flop:</b></p> <ol style="list-style-type: none"> <li>If the Clock On or High time is less than the propagation delay of the flip flop then racing can be avoided. This is done by using edge triggering rather than level triggering.</li> <li>If the flip flop is made to toggle over one clock period then racing can be avoided. This introduced the concept of Master Slave JK flip flop.</li> </ol>	<p>2M</p> <p style="margin-top: 100px;">2M</p>
c	<p>Draw and explain the operation of 2 input totem pole TTL NAND gate with circuit diagram.</p>	4M
Ans:	<ul style="list-style-type: none"> <li>Circuit diagram for TTL gate with totem- pole output is as shown.</li> </ul>	<p>2M - Circuit Diagram &amp; 2M-</p>

SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320



- Transistor Q1 is multi - emitter transistor, the output transistors Q3 and Q4 form a totem-Pole connection, with a totem- pole output stage, either the upper or lower transistor is on.
- When Q3 is on the o/p is high and when Q4 is on the O/P is low.
- If A or B is low, the base of Q1 is pulled down to approximately 0.7 V. This reduces the base voltage of Q2 to almost zero. Therefore Q2 cuts off. With Q2 open Q4 is off and the Q3 base is pulled high. The emitter of Q3 is only 0.7 V below the base and thus the Y output is pulled up to a high voltage.

Inputs		Y Output
A	B	
0	0	1
0	1	1
1	0	1

Explanation



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

	<ul style="list-style-type: none"> <li>On the other hand when A and B both high, the emitter diodes of Q1 stop conducting and collector diode goes into forward conduction. This forces Q2 to turn on. In turn Q4 goes on and Q3 turn off, producing a low output as show in truth table. Without Diode D1, Q3 will conduct slightly.</li> </ul>	<table border="1"> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </table>	1	1	0																											
1	1	0																														
d	<p>(i) Perform BCD addition.</p> <p><math>(983)_{10} + (274)_{10}</math></p> <p>(ii) State the rules of BCD additions</p>		4M																													
Ans:	<p>(i) BCD Addition:</p> <table style="margin-left: 40px;"> <thead> <tr> <th>Decimal</th> <th></th> <th>BCD</th> </tr> </thead> <tbody> <tr> <td>983</td> <td></td> <td>1001 1000 0011</td> </tr> <tr> <td>274</td> <td>+</td> <td>0010 0111 0100</td> </tr> <tr> <td></td> <td></td> <td><hr/></td> </tr> <tr> <td></td> <td></td> <td>1011 1111 0111</td> </tr> <tr> <td></td> <td></td> <td>0110 0110 0000</td> </tr> <tr> <td></td> <td></td> <td><hr/></td> </tr> <tr> <td>Carry</td> <td>1</td> <td>0010 0101 0111</td> </tr> <tr> <td></td> <td></td> <td><hr/></td> </tr> <tr> <td></td> <td></td> <td>1    2    5    7</td> </tr> </tbody> </table> <p style="margin-left: 100px;">Final Answer</p>	Decimal		BCD	983		1001 1000 0011	274	+	0010 0111 0100			<hr/>			1011 1111 0111			0110 0110 0000			<hr/>	Carry	1	0010 0101 0111			<hr/>			1    2    5    7	2M
Decimal		BCD																														
983		1001 1000 0011																														
274	+	0010 0111 0100																														
		<hr/>																														
		1011 1111 0111																														
		0110 0110 0000																														
		<hr/>																														
Carry	1	0010 0101 0111																														
		<hr/>																														
		1    2    5    7																														
	<p>(ii) Rules of BCD Addition:</p> <ol style="list-style-type: none"> <li>If sum is less than or equal to 9 with carry equal to 0, then the sum is in proper BCD form and requires no correction.</li> <li>If sum is greater than 9 but carry equal to 0, then it's an invalid BCD. Then we have to add decimal 6 or BCD 0110 to get the correct BCD.</li> <li>If sum is less than or equal to 9 but carry equal to 1, then too it's an invalid BCD. Then we have to add decimal 6 or BCD 0110 to the sum to get the correct BCD.</li> </ol>		2M																													
e	Draw and explain working of single slope ADC.		4M																													


SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans: **Circuit Diagram:**



**Operation:**

- Manual RESET, will reset ramp generator as well as counter.  $V_A$  has to be positive. RAMP begins at 0V.
- As  $V_{AX} < V_A$ ,  $V_C = 1$  (HIGH). This will enable CLOCK gate allowing the CLK input, to be applied to the counter.
- As counter receives clock pulses, it will count up; and the RAMP continues upward.
- RAMP voltage rises till it reaches to  $V_A$  input voltage.
- At this point, time  $t_1$ , output  $V_O = 0$  (LOW) and it will disable CLOCK gate and counter cease to advance.
- The negative transition of  $V_O$ , simultaneously generates a strobe signal in the CONTROL box that shifts the contents of the three decade counters into the three 4 FF latch circuit.
- Shortly after that, a reset pulse is generated (time  $t_2$ ), by the CONTROL box that resets the RAMP and clears the decade counter to all 0's (ZEROS) and another conversion cycle begins.

2M - Circuit Diagram &  
2M- Explanation





SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

- In the meantime the contents of the previous conversion are contained in the latches and are displayed on the seven segment display.

f

Differentiate between

4M

- Static RAM and dynamic RAM
- Volatile and Non-Volatile memory

Ans:

- Static RAM and dynamic RAM

2M each  
(Any 2 points)

Parameter	Static RAM	Dynamic RAM
Circuit Configuration	Each SRAM cell is a flip flop	Each cell is one MOSFET & a capacitor
Bits stored	In the form of voltage	In the form of charges
No. of components per cell	More	Less
Storage capacity	Less	More

- Volatile and Non-Volatile memory

Parameter	Volatile memory	Non-Volatile memory
Definition	Information is if power is turned off	Information is not lost if power is turned off
Classification	All RAMs	ROMs, EPROM, magnetic memories
Effect of power	Stored information is retained only as long as power is on	No effect of power on stored information
Applications	For temporary storage	For permanent storage of information.






SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans:	 <p>The image shows a handwritten derivation of the Boolean expression <math>Y = (\overline{A}\overline{B}\overline{C} + \overline{B} + \overline{C}) \cdot c</math>. The steps are as follows:</p> $Y = (\overline{A}\overline{B}\overline{C} + \overline{B} + \overline{C}) \cdot c$ $= (\overline{A} + \overline{B} + \overline{C} + \overline{B} + \overline{C}) \cdot c$ $= (\overline{A} + \overline{B} + \overline{C} + \overline{B} + \overline{C}) + \overline{C}$ <p>The logic diagram below implements this expression. It uses three NOT gates to generate <math>\overline{A}</math>, <math>\overline{B}</math>, and <math>\overline{C}</math> from inputs A, B, and C. A 3-input OR gate takes <math>\overline{A}</math>, <math>\overline{B}</math>, and <math>\overline{C}</math> as inputs, with intermediate output <math>\overline{A} + \overline{B} + \overline{C}</math>. This output is then ORed with <math>\overline{B}</math> and <math>\overline{C}</math> in a second OR gate, resulting in <math>\overline{A} + \overline{B} + \overline{C} + \overline{B} + \overline{C}</math>. Finally, this result is ANDed with <math>c</math> in a third OR gate (used as an AND gate) to produce the final output <math>\overline{A} + \overline{B} + \overline{C} + \overline{B} + \overline{C} + \overline{C}</math>.</p>	2M
c	Draw and explain working of single digit BCD adder using IC 7483.	4M

SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans:		2M - Circuit Diagram & 2M- Explanation
<ul style="list-style-type: none"> <li>• BCD Adder adds two BCD numbers and gives result in BCD form the output sum cannot exceed 09.</li> <li>• As shown in the Fig, the two BCD numbers, together with input carry, are first added in the top 4-bit binary adder to produce a binary sum.</li> <li>• When the output carry is equal to zero (i.e. when sum <math>\leq 9</math> and <math>C_{out} = 0</math>) nothing (zero) is added to the binary sum.</li> <li>• When it is equal to one (i.e. when sum <math>&gt; 9</math> or <math>C_{out} = 1</math>), binary 0110 is added to the binary sum through the bottom 4-bit binary adder.</li> <li>• The output carry generated from the bottom binary adder can be ignored, since it supplies information already available at the output carry terminal.</li> </ul>		
d	Design a 3 bit synchronous up counter and draw it.	4M
Ans:	<p>Step1: Construct JK state table with corresponding excitation table:</p>	1.5 M - Step 1 1.5 M - Step 2



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

Output State Transitions			Flip-flop inputs								
Present State									Next state		
Q2	Q1	Q0							Q2	Q1	Q0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

State Table and Corresponding Excitation Table (d=don't care)

Step 2:

Build Karnaugh Map or Kmap for each JK inputs:

1M – Step  
3






**SUMMER- 18 EXAMINATION**

**Subject Name: Principles of Digital Techniques**

**Model Answer**

Subject Code: **17320**

Ans:	 <p style="text-align: center;">Circuit Diagram</p>	<table border="1" style="width: 100%; border-collapse: collapse; text-align: center;"> <tr> <td>A1</td> <td>Q</td> <td>A2 = Q</td> <td><math>\bar{Q}</math> = A2</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> </table> <p style="text-align: center;">Truth Table</p>	A1	Q	A2 = Q	$\bar{Q}$ = A2	0	1	1	0	1	0	0	1	
A1	Q	A2 = Q	$\bar{Q}$ = A2												
0	1	1	0												
1	0	0	1												
<p>Operation:</p> <ul style="list-style-type: none"> <li>Assume that the output of gate 1 i.e. <math>Q = 1</math>. Hence <math>A2 = 1</math>.</li> <li>As <math>A2 = 1</math>, output of gate 2 i.e. <math>\bar{Q} = 0</math> which makes <math>A1 = 0</math>.</li> <li>Hence <math>Q</math> continues to be equal to 1.</li> <li>Similarly we can demonstrate that if we start with <math>Q = 0</math>, then we obtain <math>Q = 0</math> and <math>\bar{Q} = 1</math>.</li> </ul>															
f	Identify function of IC 7481 and IC 2716 and draw its pin diagram.		4M												
Ans:	<p>Function of IC 7481 and IC 2716:</p> <div style="display: flex; justify-content: space-around;"> <div style="width: 45%;"> <p>IC 7481 - Bipolar RAM In 4 x 4 Matrix</p>  </div> <div style="width: 45%;"> <p>IC 2716 – 16 KB EPROM</p>  </div> </div>		<p>Each Function 1M Pin Diagram 1M</p>												



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

Q. No.	Sub Q. N.	Answers	Marking Scheme	
5		<b>Attempt any FOUR:</b>	<b>16-Total Marks</b>	
	a	Compare single slope ADC and dual slope ADC (any four points).	4M	





**SUMMER– 18 EXAMINATION**

**Subject Name: Principles of Digital Techniques**

**Model Answer**

Subject Code:

**17320**

Ans:	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 5%;">Sr. No.</th> <th style="width: 45%;">Single slope ADC</th> <th style="width: 50%;">dual slope ADC</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td>Single-slope ADCs are appropriate for very high accuracy of high-resolution measurements where the input signal bandwidth is relatively low</td> <td>Dual slope ADCs provides increased range, the increased accuracy and resolution.</td> </tr> <tr> <td style="text-align: center;">2</td> <td>Less cost</td> <td>Costly</td> </tr> <tr> <td style="text-align: center;">3</td> <td>The name implies that single-slope ADC use only one ramp cycle to measure each input signal</td> <td>Dual-Slope ADC operate on the principle of integrating the unknown input and then comparing the integration times with a reference cycle.</td> </tr> <tr> <td style="text-align: center;">4</td> <td>Conversion result is dependent on the tolerances of the R &amp; C values</td> <td>Conversion result is insensitive to errors in the component values</td> </tr> <tr> <td style="text-align: center;">5</td> <td>Poor noise immunity</td> <td>Good noise immunity</td> </tr> <tr> <td style="text-align: center;">6</td> <td>Speed more</td> <td>Speed less</td> </tr> <tr> <td style="text-align: center;">7</td> <td>Simple circuitry</td> <td>Complicated circuitry</td> </tr> </tbody> </table>	Sr. No.	Single slope ADC	dual slope ADC	1	Single-slope ADCs are appropriate for very high accuracy of high-resolution measurements where the input signal bandwidth is relatively low	Dual slope ADCs provides increased range, the increased accuracy and resolution.	2	Less cost	Costly	3	The name implies that single-slope ADC use only one ramp cycle to measure each input signal	Dual-Slope ADC operate on the principle of integrating the unknown input and then comparing the integration times with a reference cycle.	4	Conversion result is dependent on the tolerances of the R & C values	Conversion result is insensitive to errors in the component values	5	Poor noise immunity	Good noise immunity	6	Speed more	Speed less	7	Simple circuitry	Complicated circuitry	(any four points- 1 Mk for each Point).
Sr. No.	Single slope ADC	dual slope ADC																								
1	Single-slope ADCs are appropriate for very high accuracy of high-resolution measurements where the input signal bandwidth is relatively low	Dual slope ADCs provides increased range, the increased accuracy and resolution.																								
2	Less cost	Costly																								
3	The name implies that single-slope ADC use only one ramp cycle to measure each input signal	Dual-Slope ADC operate on the principle of integrating the unknown input and then comparing the integration times with a reference cycle.																								
4	Conversion result is dependent on the tolerances of the R & C values	Conversion result is insensitive to errors in the component values																								
5	Poor noise immunity	Good noise immunity																								
6	Speed more	Speed less																								
7	Simple circuitry	Complicated circuitry																								
b	How are memories classified ? Explain any two types of memories.	4M																								
Ans:	<div style="border: 1px solid black; background-color: #e0f0ff; padding: 10px;"> <p style="text-align: center; margin: 0;"><b>Memories</b></p> <pre> graph TD     Memories --&gt; Sequential[Sequential Memories]     Memories --&gt; RWM[Read and write memories (RWM or RAM)]     Memories --&gt; ROM[Read only memories (ROM)]     Memories --&gt; Flash[Flash Memory]     Memories --&gt; CAM[Content addressable memories (CAM)]          Sequential --&gt; SR[Shift Registers]     Sequential --&gt; CCD[Charged coupled Devices (CCD)]          RWM --&gt; SRAM[Static RAM]     RWM --&gt; DRAM[Dynamic RAM]          ROM --&gt; PROM[PROM]     ROM --&gt; EPROM[EPROM]     ROM --&gt; EEPROM[EEPROM]          Flash --&gt; EPROM     Flash --&gt; EEPROM          CAM --&gt; EPROM     CAM --&gt; EEPROM           </pre> </div>	<b>Classification 2M</b> <b>Explanation (any 2-1 Mk each)</b>																								



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

**1) RAM :**

- Random access memory is also called as read-write memory.
- In this type of memories, the memory locations are organized in such a way that the access time required for any location is same.
- Data stored at any location can be changed during the operation of the system.

**2) Static RAM**

- This type of memory can be implemented by bipolar as well as MOS technology.
- It is possible to store data as long as power is applied to the chip.
- The basic cell in SRAM is a flip-flop

**3) Dynamic RAM**

- In dynamic RAM, the data is stored in the form of charge on the capacitor.
- Its formed using MOSFET and capacitor.
- It needs to be refreshed after every few milliseconds.

**4) Flash Memory:-**

- Flash memory is non-volatile RAM memory that can be electrically erased and reprogrammed.
- Flash memory can be written to in block size rather than byte, it is easier to update it.
- Due to this, the flash memories are faster than EEPROMS which erase and



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

write new data of byte level.

- This type of memory has been named as 'flash memory' because a large block of memory could be erased at one time, i.e. in a single action or 'flash'.
- Important features are high speed, low operating voltages, low power consumption.
- Typical application areas are digital camera's embedded controllers, cellular phones etc.

**5) Programmable Read Only Memories (PROM):-**

- PROM is electrically programmable i.e. the data pattern is defined after final packaging rather than when the device is fabricated.
- The programming is done with an equipment referred to as PROM programmer.
- The PROM are one time programmable. Once programmed, the information stored is permanent.

**6) Erasable Programmable Read Only Memories (EPROM):-**

- In these memories, data can be written in any number of times i.e. they are reprogrammable.
- Reprogrammable ROMs are possible only in MOS technology. For erasing the contents of the memory, one of the following two methods are employed:
  - a) Exposing the chip to ultraviolet radiation for about 30minutes (UVEPROM)
  - b) Erasing electrically by applying voltage of proper polarity & amplitude.

Electricity

erasable Prom is also referred to as E<sup>2</sup>PROM or EEPROM or EAROM  
(Electrically alterable ROM)

c

Why NAND and NOR gates are called as universal gates. Derive basic gates using NOR gates only.

4M






SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

Ans:	<p>NAND and NOR gates are called as universal gates because</p> <ol style="list-style-type: none"><li>1. It is possible to implement any Boolean expression with the help of only NAND or only NOR gate.</li><li>2. Hence a user can build any combinational circuit of any complexity with the help of only NAND or NOR gates .</li></ol> <p>OR Gate</p>  <p>NOT Gate ( 1 mk)</p>  <p>AND Gate ( 1 mk)</p> 	Reason :1 M  1M  1M  1M
d	Write a truth table for given circuit if A B changes from 00 to 11.	4M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320




Fig. No. 2

Ans:

A	B=S	Y=R	Q	$\overline{Q}$
0	0	$I_0=1$	0	1
0	1	$I_1=0$	1	0
1	0	$I_2=1$	0	1
1	1	$I_3=0$	1	0

Correct Truth table (4 Mks)

e

Draw binary to gray code converter and write its truth table.

4M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

Ans: Truth Table for 4 bit Binary to Gray code converter

Binary Input				Gray Output			
B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

K-MAP FOR G<sub>3</sub>:

2M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

B1B0	00	01	11	10	
B3B2	00	0	0	0	0
01	0	0	0	0	
11	1	1	1	1	
10	1	1	1	1	

$$G3=B3$$

K-MAP FOR G2:

B1B0	00	01	11	10	
B3B2	00	0	0	0	0
01	1	1	1	1	
11	0	0	0	0	
10	1	1	1	1	

$$\text{Equation for } G2 = \overline{B3}B2 + B3\overline{B2} = B3 \text{ XOR } B2$$

K-MAP FOR G1:

B1B0	00	01	11	10	
B3B2	00	0	0	1	1
01	1	1	0	0	
11	1	1	0	0	
10	0	0	1	1	

$$\text{Equation for } G1 = \overline{B1}B2 + B1\overline{B2} = B1 \text{ XOR } B2$$

K-MAP FOR G0:



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques


Model Answer

Subject Code: 17320

B <sub>1</sub> B <sub>0</sub>	00	01	11	10
B <sub>3</sub> B <sub>2</sub>	00	1	0	1
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1


Equation for  $G_0 = \overline{B_1} B_0 + B_1 \overline{B_0} = B_1 \text{ XOR } B_0$

Diagram for 4 bit Binary to Gray code converter



OR

Diagram for 3 bit Binary to Gray code converter (2 Mks)



Truth Table for 3 bit Binary to Gray code converter (2 Mks)

Binary Input			Gray Output		
B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1

2M(even if K Map is not drawn)





SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

f

Draw 4 - bit twisted ring counter and explain working with truth table and

4M

SUMMER- 18 EXAMINATION


Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

waveforms.

Ans:



**Twisted Ring Counter** also known as Johnson Counter is another basic application of shift registers with a feedback. Here the feedback is given from the inverted output of the last flip flop to the input of the first flip-flop.

- Figure above shows a 4-bit Johnson counter.
- It consists of four flip-flops FF0, FF1, FF2 and FF3. Here the inverted output of the last flip-flop FF3 is given as feedback to the input of the first flip-flop FF0.
- Here, at first four logic zeros will be passed to the flip-flops.
- When clock pulses are given "1000", "1100", "1110", "1111", "0111", "0011", "0001", "0000" outputs will be obtained and the sequence will repeat for the next clock pulses.
- There are 8 different states of output . In general , the number of states of Johnson Counter is twice the number of flip flops used.

Diagram:1M

Explanation: 1M



SUMMER- 18 EXAMINATION


Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Clock	$Q_0$	$Q_1$	$Q_2$	$Q_3$
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

Truth Table: 1M



Waveform: 1M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

---





SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Q. No.	Sub Q. N.	Answers	Marking Scheme
6		<b>Attempt any FOUR:</b>	<b>16-Total Marks</b>
	A	Draw the pinout configuration for  (i) IC 7402  (ii) IC 7404	4M
	Ans:	Pin Diagram of IC 7402    Pin Diagram of IC 7404  	2M  2M
	B	Implement 1:16 Demux using 1:4 Demux write a truth table.	4M




SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans:



Select inputs				Outputs															
A	B	C	D	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>	Y <sub>8</sub>	Y <sub>9</sub>	Y <sub>10</sub>	Y <sub>11</sub>	Y <sub>12</sub>	Y <sub>13</sub>	Y <sub>14</sub>	Y <sub>15</sub>
0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D <sub>in</sub>

Circuit diagram -2M

Truth table - 2M

C

Draw pin diagram of IC PCF 8591 and list four features.

4M


SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans: Pin diagram



Pin diagram (DIP16).

SYMBOL	PIN	DESCRIPTION
AIN0	1	analog inputs (A/D converter)
AIN1	2	
AIN2	3	
AIN3	4	
A0	5	hardware address
A1	6	
A2	7	
V <sub>SS</sub>	8	negative supply voltage
SDA	9	I <sup>2</sup> C-bus data input/output
SCL	10	I <sup>2</sup> C-bus clock input
OSC	11	oscillator input/output
EXT	12	external/internal switch for oscillator input
AGND	13	analog ground
V <sub>REF</sub>	14	voltage reference input
AOUT	15	analog output (D/A converter)
V <sub>DD</sub>	16	positive supply voltage

Features

1. Single power supply
2. Operating supply voltage 2.5 V to 6 V
3. Low standby current
4. Serial input/output via I<sup>2</sup>C-bus
5. Address by 3 hardware address pins
6. Sampling rate given by I<sup>2</sup>C-bus speed
7. 4 analog inputs programmable as single-ended or
8. differential inputs
9. Auto-incremented channel selection
10. Analog voltage range from V<sub>SS</sub> to V<sub>DD</sub>
11. On-chip track and hold circuit
12. 8-bit successive approximation A/D conversion
13. Multiplying DAC with one analog output

Pin diagram:  
2M  
(consider even if description not given)

Any 4 features ½ M each




SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

d	Design and draw MOD-6 counter using IC 7490.	4M																																			
Ans:	<p>Clock is given to clock input A. Output <math>Q_A</math> is connected to clock input B. To reset the counter after counting the first six states from 0 to 5, the counter outputs <math>Q_C</math> and <math>Q_B</math> should be connected to the reset inputs.</p> <p>Truth table</p> <table border="1" data-bbox="228 596 570 1199"><thead><tr><th rowspan="2">Clock</th><th colspan="3">Output</th></tr><tr><th><math>Q_C</math></th><th><math>Q_B</math></th><th><math>Q_A</math></th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>2</td><td>0</td><td>1</td><td>0</td></tr><tr><td>3</td><td>0</td><td>1</td><td>1</td></tr><tr><td>4</td><td>1</td><td>0</td><td>0</td></tr><tr><td>5</td><td>1</td><td>0</td><td>1</td></tr><tr><td>6</td><td>0</td><td>0</td><td>0</td></tr></tbody></table> 	Clock	Output			$Q_C$	$Q_B$	$Q_A$	0	0	0	0	1	0	0	1	2	0	1	0	3	0	1	1	4	1	0	0	5	1	0	1	6	0	0	0	Design 2 M diagram 2M
Clock	Output																																				
	$Q_C$	$Q_B$	$Q_A$																																		
0	0	0	0																																		
1	0	0	1																																		
2	0	1	0																																		
3	0	1	1																																		
4	1	0	0																																		
5	1	0	1																																		
6	0	0	0																																		
e	Draw block diagram of ALU 74181 and explain.	4M																																			



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320




Diagram 2M

Ans:

Explanation-

IC 74181 is a high speed, 24 pin IC DIL package. Widely used combinational logic, capable of performing the arithmetic as well as logical operations. It is the heart of microprocessor. A and B are the two 4 bit input variables,

F is the 4 bit output variable, S are the 4 bit select lines that decides various ( either arithmetic or logical) operations

M= mode control that decides whether ALU will perform arithmetic or logical operations

If M= 1, 16 Logical operations ( AND,OR ,NOR etc operations ,depending upon the 4 bit combination of select lines)

If M=0, 16 Arithmetic operations ( addition, subtraction, division etc operations ,depending upon the 4 bit combination of select lines)

A=B ,Comparator equality output

G and P are the carry generate and carry propagate outputs used for cascading of ALUs

Explanation

2 mks

f

Calculate output voltage for 4 bit binary weighted resistor DAC

for binary inputs and  $V_{ref} = 5V$ .

( i ) 1 0 1 0

( i i ) 1 1 0 0

4M



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code: 17320

Ans:

Considering MSB resistor is  $2R$ ,  $R_f = R$

Output voltage for 4 bit (D C B A) binary weighted resistor DAC is given by

$$V_o = \frac{RF}{R} V_{ref} \left( \frac{b_{n-1}}{2^1} + \frac{b_{n-1}}{2^2} + \frac{b_{n-1}}{2^3} + \frac{b_{n-1}}{2^4} \right)$$

( i )  $1010 = DCBA$

$$V_o = V_{ref} \left( \frac{1}{2^1} + \frac{0}{2^2} + \frac{1}{2^3} + \frac{0}{2^4} \right)$$

=3.125V

( ii )  $1100 = DCBA$

$$V_o = V_{ref} \left( \frac{1}{2^1} + \frac{1}{2^2} + \frac{0}{2^3} + \frac{0}{2^4} \right)$$

=3.75V

(OR)

Considering  $V(0) = 0V$  and  $V(1) = V_{ref} = 5V$

MSB resistor is  $2R$ ,  $R_f = R$

output voltage for 4 bit (D C B A) binary weighted resistor DAC is given by

$$V_o = \left[ \frac{V_D}{2} + \frac{V_C}{4} + \frac{V_B}{8} + \frac{V_A}{16} \right]$$

Where D= MSB bit & A= LSB bit

( iii )  $1010 = DCBA$

$$V_o = \left[ \frac{5}{2} + \frac{0}{4} + \frac{5}{8} + \frac{0}{16} \right]$$

$V_o = 3.125 V$



SUMMER- 18 EXAMINATION

Subject Name: Principles of Digital Techniques

Model Answer

Subject Code:

17320

Note :- Mark should be given even if MSB resistor is taken as R and calculated using formula,

$$V_o = V_D + \frac{V_C}{2} + \frac{V_B}{4} + \frac{V_A}{8}$$