

MODEL ANSWER

SUMMER - 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No	Sub Q.N.	Answer	Marking Scheme
· 1	a)	Attempt any three of the following:	(2 - 12)
1.	a) :)	Attempt any three of the following:	(3X4=12)
	1)	List any four safetti features of 80286 and a fallered	41VI
	Ans.	The salient features of 80386 are as follows:	
		1. It is a 132 PGA(pin grid array) with 32 bits non multiplexed data	
		bus and 32 bits address bus.	
		2. It works in 3 modes: real, protected and virtual 8086 mode (V-	Any 4
		86).	features
		3. It can address total 2^{32} i.e., 4GB physical memory with the help of	1M each
		its 32 bits address lines.	
		4. The integrated memory management unit in 80386 supports	
		segmentation and paging of memory.	
		5. It supports the interface of 80387-DX coprocessor IC to perform	
		the complex floating point arithmetic operations.	
		6. It supports 64TB virtual memory.	
		7. It has an integrated memory management unit which supports the	
		virtual memory and four levels of protections.	
		8. It has an on chip clock divider circuitry.	
		9. It has BIST (built in self-test) feature which tests approximately	



MODEL ANSWER





MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	instructions and data, prefetches no longer conflict with data	
	references for access to the cache. If the requested line is not in the	
	code cache, a memory reference is made. In the PF stage, two	
	independent pairs of line-size (32-byte) prefetch buffers operate in	
	conjunction with the branch target buffer. This allows one prefetch	
	buffer to prefetch instructions sequentially, while the other prefetches	
	according to the branch target buffer predictions. The prefetch buffers	
	alternate their prefetch paths.	
	The next pipe-line stage is Decode1 (D1) in which two parallel	
	decoders attempt to decode and issue the next two sequential	
	instructions. The decoders determine whether on e or two instructions	
	can be issued contingent upon the instruction pairing rules described	
	in the section titled "Instruction Pairing Rules" The Pentium	
	processor will decode near conditional jumps (long displacement) in	
	the second opcode map (0Fh prefix) in a single clock in either pipe-	
	line	
	The D1 stage is followed by Decode 2 (D2) in which the address of	
	memory resident operands is calculated	
	The Execute (EX) stage of the pipe line for both ALU operations	
	and for data cache access: therefore those instructions specifying both	
	an ALU operation and a data cache access will require more than one	
	clock in this stage. In EX all u-pipe instructions and all v-pipe	
	instructions except conditional branches are verified for correct	
	branch prediction Microcode is designed to utilize both pipe-lines	
	and thus those instructions requiring microcode execute.	
	The final stage is Writeback (WB) where instructions are enabled to	
	modify processor state and complete execution. In this stage y-pipe	
	conditional branches are verified for correct branch prediction All	
	the registers and memory locations are undated in this stage	
iii)	State any four advantages of RISC processor.	4M
,	(Note: Relevant topic's shorter description shall be considered)	
Ans.	Advantages of RISC processor are as follows:	
	1. RISC instructions are simple in nature and hence can be	
	hardwired, while CISC architectures nay have to use	
	microprogramming in order to implement microprogramming.	Any four
	2. A set of simple instructions results in reduced complexity of the	advantag
	control unit and the data path. As a consequence the processor	ed 1M
	can work at a higher clock frequency and yields greater speed.	each
	3. Several extra functionalities such as MMUs, floating point	



Subject:	Advanced I	Microprocessor	Subject Code:	17627
	4. Si m th 5. H R se 6. Si de C 7. A in au 8. T is th on lo	 arithmetic units can also be placed on the same chip. 4. Smaller chips allow the semiconductor manufacturer to place more parts on a single silicon wafer, which can lower the cost of the processor's chip. 5. High level language compilers produce more efficient codes in a RISC processor than CISC, because they tend to use the smaller set of instructions in a RISC computer. 6. Shorter design cycle : a new RISC processor can be designed, developed and tested more quickly since they are simple than CISC processors. 7. Application programmers who use the microprocessor's instructions will find it easier to develop a code with the smaller and optimized instruction set. 8. The loading and decoding of the instructions in a RISC processor is simple and fast and it is not needed to wait until the length of the instruction is known in order to start decoding the following one. Decoding is simplified as op-code and address fields are 		
i	v) State	State any four differences between .com and .exe program.4M		
A	ns. Sr.	.COM programs	.EXE Programs	
	1.	.COM file does not contain any header	.EXE file contains header	
	2.	.COM file cannot contain relocation items.	.EXE file may contain relocation items.	Any four
	3.	Maximum size is 64k minus 256 bytes. For PSP and 2 bytes for stack.	No limit on size; Can be of any size	differenc es 1M each
	4.	Entry point is PSP:0100	Entry point is defined by EN	D
	5.	Stack size is 64K minus 256 bytes for PSP and size of executable data and code.	Stack size is defined in a program wit STACK directiv	e.
	6.	Size of file is exact size of program.	Size of file is size of program plus header (Multiple of 256 bytes)	



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

Subject: Advanced Microprocessor Subject Code: 17	627	
The internal architecture of 80386 can be divided into 3 sections as shown in the above figure such as : 	Descr on 3	ripti M
 a. Instruction unit has Instruction prefetcher and instruction predecode unit : The Instruction prefetcher fetches the 16 instruction bytes ahead of time and stores them into the 16 byte instruction prefetch queue(16 byte code). This speeds up the program execution process. The instruction pre-decode unit has the instruction decoder and 3 decoded instruction queue. The instruction decoder decodes 3 instructions ahead of time and stores them in the 3 decoded instruction queues. b. Execution unit has ALU and control unit: The control unit stores the control signals in the control ROM, which are generated at the time of decoding .The decode and sequencing unit decodes the control signals and sends the control signals sequentially to the ALU. ALU (arithmetic and logic unit): ALU performs all the arithmetic and logical operations. It has a register file containing registers, debug and test registers, special purpose registers etc. The barrel shifter is of 64 bits which can shift/rotate 64 bits at a time and hence can perform multiplication and divide operations within a microsecond. 2. The memory management unit It has segmentation unit and paging unit. 		
 a. segmentation unit : The segmentation unit allows the use of two address components such as segment base address and offset address to calculate the physical address. 		



Г

٦

MODEL ANSWER

Subject: Advanced Microprocessor	Subject Code: 17627	/
 It allows the size of the segment upto 4GB m It provides the 4 level protection level protecting and isolating the system's cod application programs and unauthorized access This unit converts logical address space addresses. The Limit and Attribute PLA checks the seattributes at segment level to avoid invalid addressed 	naximum. I mechanisms for de and data from ss. ces to the linear segment limits and ccess to the code.	
 b. Paging unit: The paging unit converts the linear address addresses. The control and attribute PLA checks the level. Each of the pages maintains the page the task. The paging unit organizes the physical me of pages of 4KB each. This unit works us segmentation unit i.e., each segment is frepages. The virtual memory is also organized segments and pages by the MMU. 	esses to the physical e privileges at page ging information of emory in the terms nder the control of urther divided into in the terms of	
 3. Bus Interface Unit : BIU is responsible for interfacing the m the system with the help of all buses. Control of all buses 1.e. address bus, data in the hands of BIU. The BIU has a bus control unit which has a which resolves the priorities of the va operations. It also controls the access of the The address drivers drives the bus(by BE0#-BE3# and the address signals A0-A3 The pipeline and bus size control unit control signals and supports the dynamic The pipeline unit supports the instruction in 80386. Fetching other instruction wh execution is known as instruction pipelinin. The data buffers (mux / transceivers) interface of the support of the support	ticroprocessor with bus, control bus is a request prioritizer arious bus request e bus. te) enable signals 31. handle the related bus sizing feature. a pipelining feature ile the other is in ag. terface the internal	



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

: 17627

4. Protection Test Unit: This unit performs the built in self test for the 80386 microprocessor along with the other tests.	4=16) IM
4. Frotection rest ont: This unit performs the built in self test for the 80386 microprocessor along with the other tests. 2	4=16) IM
along with the other tests.	4=16) IM
2 Attempt one EQUID of the following:	4=16) IM
2. Attempt any FOUR of the following: (4x	1M Ó
a) Explain any two system address registers of micro-processor	PIVI
80386 with neat diagram.	
(Note: Relevant topic's shorter description can be considered)	
Ans. Systems Address Registers:	
Memory-Management Registers	
Four registers of the 80386 locate the data structures that control	Iny
segmented memory management: 2 S	ystem
• GDIR (Global Descriptor Table Register), au	uress istors
• LDIR (Local Descriptor Table Register):	oram
LDT	und
• IDTR (Interrupt Descriptor Table Register):	lanati
This register points to a table of entry points for interrupt handlers	2M
(the IDT).	ach
• TR (Task Register):	
This register points to the information needed by the processor to	
define the current task.	
Global Descriptor Table Register (GDTR):	
47 DACE/20140 16 15 LINET 0	
47 BASE(32 bit) 10 15 LIMIT 0	



MODEL ANSWER





MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

INDEX field consequently provides an index to a particular entry within the GDT. This entry, in turn, must be an LDT descriptor. In this way, the visible "selector" field of the LDTR, by selecting an LDT descriptor, uniquely designates a particular LDT in the system. The dedicated, protected instructions LLDT and SLDT are reserved for loading and storing, respectively, the visible selector component of the LDTR register. Descriptor Descriptor Descriptor LDT Descriptor Descriptor Limit Base LDTR 000000000

The Local Descriptor Table Register (LDTR) is a dedicated 48-bit register that contains, at any given moment, the base and size of the local descriptor table (LDT) associated with the currently executing task. Unlike GDTR, the LDTR register contains both a "visible" and a "hidden" component. Only the visible component is accessible, while the hidden component remains truly inaccessible to application programs.

Interrupt Descriptor Table

The IDT may reside anywhere in physical memory. The processor locates the IDT by means of the IDT register (IDTR). IDT register contains a 32-bit base and a 16-bit limit. The instructions LIDT and SIDT operate on the IDTR. Both instructions have one explicit operand: the address in memory of a 6-byte area. Figure below shows the format of this area. LIDT (Load IDT register) loads the IDT register with the linear base address and limit values contained in the memory operand. This instruction can be executed only when the CPL is zero. SIDT (Store IDT register) copies the base and limit



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:













SUMMER - 2018 EXAMINAT	ION r	
0000550 P	Subject Code:	17627

Subject: Adv	anced Microprocessor Subject Code: 17	627
	 changing to a new mode or operating-system visible state. 2. MMX technology incorporates New 64-bit integer data type (Quad word), 4 new MMX data types for audio video signal processing. 3. A new process, Single Instruction Multiple Data (SIMD), makes it possible for one instruction to perform the same operation on multiple data items. 4. The memory cache on the microprocessor has increased to 32 KB, meaning fewer accesses to memory that is off the microprocessor. 5. 8,64 bits wide MMX technology registers have are added to support the Multimedia. 	Any 2 Benefits 1M each
d) Ans.	 State any four features of SUN Ultra SPARC. The 64 bits Ultra SPARC architecture has following features : It has 14 stages non-stalling pipeline. It has 14 stages non-stalling pipeline. It has 6 execution units including two for integer, two for floating point, one for load/store and one for address generation units. It has a large number of buffers but only one load/store unit, it dispatches them one instruction at a time from the instruction stream. It contains 32KB L1 instruction cache, 64KB L1 data cache, 2KB prefetch cache and 2 KB write cache. It also has 1MB on chip L2 cache. Like Pentium MMX it also contains the instructions to support multimedia. These instructions are helpful for the implementation of image processing codes. One of the major limitations of SPARC system is its low speed compared to most of the modern processors. SPARC stores multi-byte numbers using BIG Indian format, i.e. the MSB will be stored at the lowest memory address. It supports a pipelined floating point processor. The FPU has 5 separate functional units for performing the floating point operations. The floating point instructions can be issued per cycle and executed by the FPU unit. The source and data results are stored in 32 register files. Majority of the floating point instructions have a throughput of one cycle and a latency of three cycles. Although the single precision (32 bit) or double precision 	4M Any 4 features 1M each



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

Г

٦

(ISO/IEC - 27001 - 2005 Certified)

Subject: A	Advanced Microprocessor Subject Code: 17	627
e	State the function of INT 17H. Give any two examples.	4 M
An	s. INT 17h: INT 17H is used for Printer Services. It is a BIOS	
	Operation interrupt to Print data and test the printer status.	
	Parameters used by this function are : AX and DX	
	INT 17h controls the parallel printer interfaces on the IBM PC.	
	INT 1/n provides three sub functions, specified by the value in	
	$\mathbf{\Omega} \mathbf{P}_{\mathbf{r}} \mathbf{P}_{\mathbf{r}} \mathbf{r} \mathbf{r} \mathbf{r} \mathbf{r} \mathbf{r} \mathbf{r} r$	
	1-Initialize the printer	
	2-Return the printer status.	Function
	Like the serial port services, the printer port services allow you to	of INT
	specify which of the three printers installed in the system you wish	$17h \ 2M$
	to use (LPT1:, LPT2:, or LPT3:). The value in the dx register (02)	
	specifies which printer port is to be used.	
	One final note- under DOS it's possible to redirect all printer output	
	to a serial port. This is quite useful if you're using a serial printer.	
	The BIOS printer services only talk to parallel printer adapters. If	
	you need to send data to a serial printer using BIOS, you'll have to	
	use INT 14H to transmit the data through a serial port.	
	1 AH=0. Print a Character.	
	If ah is zero and when you call INT 17H, then the BIOS will print	
	the character in the AL register. Exactly how the character code in	
	the al register is treated is entirely up to the printer device you're	
	using. Most printers, however, respect the printable ASCII	
	characterset and a few control characters as well. Many printers will	
	also printall the symbols in the IBM/ASCII character set (including	
	European, line drawing, and other special symbols). Most printers	
	treat control characters (especially ESC sequences) in completely	
	different manners. Therefore, if you intend to print something other	
	than standard ASCII characters, be forewarned that your software	
	may not work on printers other than the brand you're developing	4
	your software on. Upon return from the INT 1/H sub function zero	Any 2
	actually returned are described in the section on sub-function number	examples 1M each
	two	1111 CUUII
	2. AH=1: Initialize Printer	
	Executing this call sends an electrical impulse to the printer telling it	
	to initialize itself. On return, the AH register contains the printer	



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

status as per function number two. 3. AH=2: Return Printer Status This function call checks the printer status and returns it in the AH register. The values returned are: **AH: Bit Meaning** 7 1 = Printer busy, 0 = printer not busy 6 1 = Acknowledge from printer 5 1 =Out of paper signal 4 1 = Printer selected3 1 = I/O error 2 Not used 1 Not used 0 Time out error 4. Acknowledge from printer is, essentially, a redundant signal (since printer busy/not busy gives you the same information). As long as the printer is busy, it will not accept additional data. Therefore, calling the print character function (AH=0) will result in a delay. The out of paper signal is asserted whenever the printer detects that it is out of paper. This signal is not implemented on many printer adapters. On such adapters it is always programmed to a logic zero (even if the printer is out of paper). Therefore, seeing a zero in this bit position doesn't always guarantee that there is paper in the machine. Seeing a one here, however, definitely means that your printer is out of paper. The printer selected bit contains a one as long as the printer is online. If the user takes the printer off-line, then this bit will be cleared. The I/O error bit contains a one if some general I/O error has occurred. The time out error bit contains a one if the BIOS routine waited for an extended period of time for the printer to become "not busy" yet the printer remained busy. Note that certain peripheral devices (other than printers) also interface to the parallel port, often in addition to a parallel printer. Some of these devices use the error/status signal lines to return data to the PC. The software controlling such devices often takes over the



MODEL ANSWER

Subject: Advanced Microprocessor

Subject Code: 17627

	INT 17H routine (via a technique we'll talk about later on) and always returns a "no error" status or "time out error" status if an error occurs on the printing device. Therefore, you should take care not to depend too heavily on these signals changing when you make the INT 17H BIOS calls.	
f) Ans.	 Explain interrupt processing sequence of X86 microprocessor. Interrupt processing sequence is as given below: When INT n instruction is executed: 1. The processor pushes flag register on stack then the contents of CS and IP register on stack 2. It clears two flags TF (trap flag) and IE (Interrupt enable flag). 3. Number of interrupt is used to find correct address of ISR in the IVT. 4. Interrupt number (is called as interrupt type) is used to find out the correct address of ISR in the IVT. 5. The interrupt number is multiplied by 4 to get the address with the IVT that contains the addresses of ISR. 6. ISR ADDRESS = Interrupt type x 4 7. All addresses are 4 bytes long. The Interrupt vector address is then filled in CS and IP register. Finally CPU control is transferred to new address. 8. It decrements stack pointer by 2 & push flag register on stack. 9. It clears the interrupt request by clearing interrupt flag. 10. It also reset trap flag in flag register. 11. Decrement stack pointer by 2 & pushes IP in it. 13. If fetches the ISR & jumps on it. After the completion of ISR, it decodes the instruction IRET & retrieves the main program address & status of flag register. 	4M Explanat ion of interrupt processin g 4M



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:

		Main line program	
		٦٢	
		PUSH F	
		Clear I F	
		Clear TF PUSH CS	
		PUSH IP	
		Fetch ISR ADDRESS	
		ISR	
		POP CS	
		POPF	
3		Attempt any FOUD of the following:	$(A_{v}A - 16)$
5.	a)	Describe enabling and disabling of naging in 80386 with neat	(414-10) 4M
	u)	diagram.	TIVE
	Ans.	Enabling and disabling the paging in 80386 is done with the help of	
		CR0 register. the layout of CR0 is as shown in the figure below:	
		31 24/23 16/15 8/7 0	
			Diagram
			2M
		MSW	
		NOTE: 0 indicates Intel reserved: Do not define;	
		Control Register 0	
		• By setting the PG bit (Most significant Bit or bit 31) of CR0	D
		to 1, paging can be enabled.	Descripti
		• This bit cannot be set until the processor is in protected	on 2M
		mode.	
		• when PG is set, the PDBK (Page Directory Base Kegister –	
		that points to a valid page directory	
		that points to a valid page directory.	



a 1 • • • • •

1 7 4.

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

SUMMER – 2018 EXAMINA	TION _г	
		17627

Subject: Adv	anced Microprocessor Subject Code:	1/0//
	 To enable paging, use MOV instruction to set most significant bit of CR0, <i>E.g.</i> MOV CR0, EAX After this bit is set, page translation takes effect on the next instruction. Paging can be disabled by making the PG bit of CR0 as zero. 	
b)	List any four important features of Pentium processor.	4 M
Ans.	Features of Pentium processor:	
	 Pentium processor has 64 bit data bus 8 bytes of data information can be transferred to and from memory in a single bus cycle with the help of 64 bits data lines. 	
	2. It supports burst read and burst write back cycles	Any 4
	3. It supports pipelining	features
	4. It has a separate Instruction cache.	of D
	 5. Pentium processor has 8 KB of dedicated instruction cache 6. It has Two Integer execution units, one Floating point execution unit 7. It has a Dual instruction pipeline 	Pentium processor 1M each
	 8. It has 256 lines between instruction cache and prefetch buffers; allows 32 bytes to be transferred from cache to buffer 9. It has a separate Data cache. 10. It has a 8 KB dedicated data cache gives data to execution units. 	
	ullits 11 It has 32 byte lines	
	12 Pentium processor has Two parallel integer execution units	
	13. It allows the execution of two instructions to be executed simultaneously in a single processor clock.	
	14. It has a Floating point unit for Faster internal operations.	
	15. It has a Local advanced programmable interrupt controller, it Speeds-up upto 5 times for common operations including add, multiply and load, than 80486	
	16 It has a Branch Prediction Logic	
	17. To reduce the time required for a branch caused by internal	
	delays	
	18 When a branch instruction is encountered microprocessor	
	begins prefetch instruction at the branch address.	
	19 It has Data Integrity and Error Detection logic	
	20. Has significant error detection and data integrity capability	
	21. Data parity checking is done on byte – byte basis.	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	22. Address parity checking and internal parity checking features				
	are added.				
	23. It has a Dual Integer Processor which allows execution of two				
	instructions per clock cycle				
c)	Disti	nguish between LDTR and GE	OTR (Any four points).	4M	
Ans.	Sr. LDTR GDTR				
	no. (Local Descriptor Table (Global Descriptor Table				
	1	Register)	Kegister)		
	1	The Local Descriptor Table	The Global Descriptor Table		
		Register (LDIR) is a	Register (GDIR) is a		
		dedicated 48-bit register that	dedicated 48-bit (6 byte)		
		contains, at any given	register used to record the		
		moment, the base and size of	base and size of a system's	4 Valid	
		the local descriptor table	global descriptor table	differenc	
		(LDI) associated with the	(GD1). Thus, two of these	es IM	
		Lunitize CDTP the LDTP	CDT and four butes define	each	
		Uninke GDTR, the LDTR	GD1, and four bytes define		
		"visible" and a "bidden"	memory LIMIT is the size of		
		visible and a model	the CDT and PASE is the		
		component is accessible	starting address LIMIT is 1		
		while the hidden component	less than the length of the		
		remains truly inaccessible to	table then the GDT is 16		
		application programs	hytes long		
	2	The visible component of the	There is no visible		
	4	LDTR is a 16-bit "selector"	component of GDTR.		
	3	The dedicated, protected	To load the GDTR LGDT		
	•	instructions LLDT and	instruction is used.		
		SLDT are reserved for			
		loading and storing,			
		respectively, the visible			
		selector component of the			
		LDTR register.			
	4	Structure of LDTR:	Structure of GDTR :		



Г

٦

MODEL ANSWER

Subj	ect: Adva	nced Microprocessor Subject Code: 17	627
	d) Ans.	 If the triable selector If the tris triable selector If the triable selector	4M Instructi on latency descripti on 4M
	e) Ans.	 Describe divide by zero error and single step interrupts of X86 processors. 1. Divide by zero: This interrupt is caused by the instructions such as DIV or IDIV. 	4M



		SUMMER – 2018 EXAMINATION	
Subj	ect: Adva	anced Microprocessor Subject Code: 17	7627
		• Type 0 interrupt is generated when such divide by zero error occurs in the system. When the ISR for this interrupt executes it expects the user to get the divide by zero error corrected. Since it is type 0, its vector address is 00000H to 00003H.	Divide by zero interrupt 2M
		 2. Single step: When a trap flag in the flag register is set, the processor generates a type 1 interrupt after the execution of every instruction This interrupt is used for debugging a newly written program. This interrupt causes the display of the contents of flag register and other registers for the user. The ISR vector address of the single step interrupt is 00004H to 00007H. 	Single step interrupt 2M
4.	a) i)	Attempt any three of the following: Explain the flag register format of 80386 with suitable figure	(3x4=12) 4M
	1)	(Note: The description of all flags is not expected)	-111
	Ans.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Flag register format of 80386 diagram 2M
		 Flag register Organization: The flag register in 80386 is 32 bits registers. It is also called as E-flags. The active flags in the flag register of 386 are as given below : Carry Flag Parity Flag Auxiliary Carry Flag Zero Flag Sign Flag 	Descripti on 2M



Subject: Advanced Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

6. Trap Flag 7. Interrupt Enable Flag 8. Direction Flag 9. Overflow Flag 10. IO Privilege Level Flag 11. Nested Task Flag 12. Virtual Mode Flag 13. Resume Flag Explain separate code and data cache of Pentium micro ii) **4M** processor. Ans. Separate 8K B instruction and Data Cache : The following figure shows the organization of instruction and data cache. Separate Way 0 Way I code and Data Tag Tag Data Set 0 instructio Set 1 Tag Tag Data Data n cache 4MSet 126 Tag Data Tag Data Set 127 Tag Data Tag Data 32 bytes-32 bytes The Pentium processor has 2 separate 8KB data and code Caches. But they need more bandwidth than the unified cache. Both the caches have TLB's associated with them. The TLBs are used to covert the linear addresses to the respective physical addresses. As the data cache stores only 8KB data and code cache stores only instructions, the lookup process speed for Pentium increases. Advantages of separate instruction and data caches : 1. Separate code and data cache memories effectively and efficiently executes the branch prediction. 2. Simultaneous cache look up is achieved by Pentium processor

17627

Subject Code:



Subject: Advanced Microprocessor

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

due to the separate data and code cache. 3. The separate cache memories raise the system performance i.e. an internal read request is performed more quickly than a bus cycle to memory. 4. They reduce the use of processor's external bus when the same locations are accessed multiple times. Explain the concept of pipelining in RISC processor. iii) 4MA RISC processor pipeline operates in much the same way, Ans. although the stages in the pipeline are different. While different processors have different numbers of steps, They are basically variations of these five, used in the MIPS R3000 processor: *Concept* 1. Fetch Instructions From Memory of 2. Read Registers And Decode The Instruction pipelinin 3. Execute The Instruction Or Calculate An Address g in 4. Access An Operand In Data Memory RISC 4M 5. Write The Result Into A Register The length of the pipeline is dependent on the length of the longest step. Because RISC instructions are simpler than those used in pre-RISC processors (now called CISC, or Complex Instruction Set Computer), they are more conducive to pipelining. While CISC instructions varied in length, RISC instructions are all the same length and can be fetched in a single operation. Ideally, each of the stages in a RISC processor pipeline should take 1 clock cycle so that the processor finishes an execution of every instruction in same time. State the functions of following interrupts: iv) 4M1) INT 10H: Function 06H and 07H 2) INT 21H: Function 01H and 02H. 1) INT 10H': Function 06H and 07H: Ans. **Function 06H**: this function is used to scroll the screen in upward direction. The parameters used are : Ah=06h Function AL,=number of lines ,00=default for whole screen 06h 1M BH=color attributes of the screen CH= starting row CL=starting column

17627

Subject Code:



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

DH=endin	g row		
DL=ending	g column		
for exampl	e		
MOV AH,	06H		
MOV AL,	10		
MOV BH,	61H		
MOV CX,	1010		
MOV DX,	2030		
INT 10H			
Will scroll the	e screen 10 line up starting from row column 10. 10 and		
nding row uj	pto 20 and column number 30.		
unction 07 irection.	H : this function is used to scroll the screen in downward		
The param AH=07h	eters used are :		
AL =numb	er of lines ,00=default for whole screen	Function	
BH=color	attributes of the screen	07h 1M	
CH= starti	ng row		
CL=startin	g column		
DH=endin	g row		
DL=ending	g column		
for examp	le		
MOV AH,	06H		
MOV AL,	10		
MOV BH,	61H		
MOV CX,	2030		
MOV DX,	1010		
INT 10H			
Will scroll the	e screen 10 lines down starting from row column 20 30		
and ending ro	w upto 10 and column number 10.		
2) INT 21 H	:		
Function 1- (Character input with echo		
Action:	Reads a character from the standard input device and		
	echoes it to the standard output device.	Function	
	If no character is ready it waits until one is available.	01h1M	
	I/O can be re-directed, but prevents detection of OEF.		
On entry:	AH = 01h		
			-



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

		Returns:	AL = 8 bit data input	
		Notes:	Equivalent to CP/M BDOS call 01h, except that if the	
			character is CTRL-C an INT 23H is performed.	
			Syntax :	
			MOV AH,01H	
			INT 21H	
			Will accept a single alphanumeric /character input and	
			will store its ASCII	
			Code into AL register .Also the character input will be	
			echoed on the screen.	
		Function 2 -	Character output	
		Action:	Outputs a character to the standard output device. I/O	
			can be re-directed, but prevents detection of 'disc full'.	
		On entry:	AH = 02h	Function
			DL = 8 bit data (usually ASCII character)	02h 1M
		Returns:	Nothing	
		Syntax	Mov ah,02h	
		v	Mov dl, "*"	
			Int 21h	
			Will display * on the standard output device i.e.	
			Monitor.	
4.	b)	Attempt any	one of the following:	(1x6=6)
	i)	Describe Pe	ntium-II processor with respect to cache memory,	6M
		memory bar	king and input/ output system.	
		(Note: Any o	ther relevant description shall be considered).	
	Ans.	Cache mem	ory and memory banking in Pentium II processor:	
		The Pentium	n II processor has 32 KB of non-blocking L1 cache,	Cache
		which is divi	ided into a 16K instruction cache and a 16K data cache.	memory
		Each of thes	e caches runs at the processor frequency and provides	<i>2M</i> ,
		fast access to	heavily used data. The Pentium II processor has a 512K	Memory
		L2 cache wh	nich is unified for code and data, and is non-blocking.	banking
		There is a de	edicated 64-bit bus to facilitate higher data transfer rates	2M and
		between the	processor and the L2 cache.	IO 2M
		Input /outpu	it system:	
		Write Comb	ining: \Rightarrow The Write Combining technology of the P6	
		architecture	can be used to achieve very high graphics I/O	



a 1 • 4 • 1

1 3 5'

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER - 2018 EXAMINATION

Subject: Adv	anced Microprocessor Subject Code: 17	027
	performance. This feature combines multiple writes to a region of memory (for example, a video controller's frame buffer) declared as WC type into a single-burst write operation. This is well suited for the bus, which is optimized for burst transfers. The combining also leads to burst writes of cache line sizes. These writes are further combined by the chipset, leading to high throughput for graphics I/O. The result is enhanced multimedia performance, more realistic full-motion video, and realistic, fast graphics performance.	
ii)	Explain interrupt vector table of X86 processor with neat	6M
Ans.	diagram. (<i>Note: Any other relevant description should be given marks</i>) The interrupt vector table is a collection of 4 bytes addresses which resides in the 1KB memory. It tells the processor where it should jump to execute the associated Interrupt Service Routine. There are	Descripti
	total 256 interrupts types. The IVT is 1KB long located in memory from 00000H to 003FFH. Each entry of 4 bytes is composes 2 bytes for CS and 2 bytes for IP. In the IVT some of the vectors are predefined such as vector 0 as been chosen to handle divide by zero errors, vector 1 to implement single step operation, Vector 2 for NMI, Vector 3 to implement break point when troubleshooting an new program and so on. The vectors 32 to 255 are unused and are free for users. The fig shows the interrupt vector table:	on 3M



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:







MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

Byte Enable Signal Data BE0 D0-D BE1 D8-D	a bus Signal D_7 (Byte 0- least significant) D_{15} (Byte 1) $\cdot D_{23}$ (Byte 2)	
BE0 D0-D BE1 D8-D	D_7 (Byte 0- least significant) D_{15} (Byte 1) $\cdot D_{23}$ (Byte 2)	
BE1 D8- D	D ₁₅ (Byte 1)	
	· D ₂₃ (Byte 2)	
BE ₂ D ₁₆ -		
BE ₃ D ₂₄ -	D ₃₁ (Byte 3- Most Significant)	
 D/C: The data/control output transfer cycle from a machine cont LOCK: The output pin enables masters (like coprocessor) from gat BUSY: It signals a busy conc When asserted this input indicate an instruction and is not yet able to 	t pin distinguishes between a ntrol cycle. As the CPU to prevent the othe aining the control of the system dition from a processor exter es the coprocessor is still exec	er bus n bus. nsion. cuting
b) Explain function of branch pred	liction unit in Pentium proces	ssor. 4M
Ans. Branch Prediction: The Pentium processor includes pipeline stalls, if correctly, predi- taken when branch instruction is a correct recycle penalty is applicab branch is related to y pipeline.	s branch prediction logic to a lict whether or not branch wi executed if branch prediction i ble to u pipeline & 4 cycle pena	avoid ill be is not alty if
The branch instructions occur application. These instructions ch flow of the program and may st Pentium system. Branches may be and unconditional branch. In case to wait till the execution stage to met or not. The Pentium processor makes the Branch Target Buffer (BTB). To Pentium uses two prefetch buffe linear fashion, while the other	r frequently while running hange the normal sequential co- stall the pipelined execution in be of two types: Conditional brach, the CPU of conditional branch, the CPU of determine whether the condition e dynamic branch prediction us to efficiently predict branches fers. One buffer prefetches coo- prefetches instructions base	any <i>Explanat</i> ontrol <i>ion 2M</i> n the ranch U has ion is sing a s, the de in ed on



MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:





SUMMER – 2018 EXAMINA	ΓION Γ	
Subject: Advanced Microprocessor	Subject Code:	17627

	5. The Pentium III processor has Multiple low power states.	
	6. Pentium III is optimized for 32 bits applications running on	
	advanced 32 bits OS.	
	7. It has 32KB L1 cache divided as 16KB instruction cache and 16KB	
	data cache.	
	8. It has Quad quad word wide ie. 256 bits cache data bus, ways set	
	associative cache	
	9. It provides improved cache hit rate.	
	10. It supports Multiprocessor system.	
	11. It Works on 1.0 GHz, 850, 800, 750, 700, 650 MHZ.	
d)	What do you mean by register windowing in RISC processor?	4M
Ans.	Register Window:	
	1. The reduced hardware requirements of RISC processors leave	
	additional space available on the chip for the system designer.	
	RISC CPUs generally use this space to include a large number of	
	registers (> 100 occasionally).	Explanat
	2. The CPU can access data in registers more quickly than data in	ion 4M
	memory so having more registers makes more data available	
	faster. Having more registers also helps reduce the number of	
	subroutines	
	3 The RISC processor may not be able to access all the registers it	
	has at any given time provided that it has many of it	
	4. Most RISC CPUs have some global registers which are always	
	accessible. The remaining registers are windowed so that only a	
	subset of the registers are accessible at any specific time.	
	5. To understand how register windows work, we consider the	
	windowing scheme used by the Sun SPARC processor.	
	6. The processor can access any of the 32 different registers at a given	
	time. (The instruction formats for SPARC always use 5 bits to	
	select a source/destination register which can take any 32 different	
	values.	
	7. Of these 32 registers, 8 are global registers that are always	
	accessible. The remaining 24 registers are contained in the register	
	Willow.	
	CPU Notice that the organizations of the windows are supposed to	
	be circular and not linear: meaning that the last window overlaps	
	or encular and not mean, meaning that the last window overlaps	



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	with the first window	
	9 Example: the last 8 registers of window 1 are also the first 8	
	registers of window 2 Similarly the last 8 registers of window 2	
	are also the first 8 registers of window 3. The middle 8 registers of	
	window 2 are local: they are not shared with any other window	
0)	List hardware interments of V86 processors Explain in brief	414
e)	List naruware interrupts of A80 processors. Explain in orier	4191
Ama	Hondware Interments (External Interments): If the signal for the	
AIIS.	naruware interrupts (External interrupts). If the signal for the	
	processor is from external device of nardware is called nardware	
	interrupts. Example: from keyboard we will press the key to do some	
	action this pressing of key in keyboard will generate a signal which is	
	given to the processor to do action, such interrupts are called	
	hardware interrupts. Hardware interrupts can be classified into two	
	types they are:	
	1. Maskable Interrupt: The hardware interrupts which can be	List IM
	delayed when a much highest priority interrupt has occurred to	
	the processor.	
	2. Non Maskable Interrupt: The hardware which cannot be	
	delayed and should process by the processor immediately.	
	The Intel microprocessors support hardware interrupts through:	
	Two pins that allow interrupt requests INTR and NMI One pin that	
	acknowledge INTA the interrupt requested on INTP	Explanat
	acknowledge, INTA, the interrupt requested on INTR.	Explanal jon2M
	INTR and NMI.	10112111
	INTR did Nivii.	
	anabled/disabled using STI/CLL instructions or using more	
	complicated method of updating the ELAGS register with the help of	
	the POPE instruction	
	NMI is a non-maskable interrupt. Interrupt is processed in the same	
	way as the INTR interrupt. Interrupt type of the NMI is 2 i.e. the	
	address of the NMI processing routine is stored in location 0008h	
	This interrupt has higher priority than the maskable interrupt $-$	
	<i>Fr</i> • NMI INTR	
	Overflow:	
	This trap occurs when the processor encounters an INTO instruction	Overflow
	and the OF (overflow) flag is set. Since signed arithmetic and	1M



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code: 17627

	unsigned arithmetic both use the same arithmetic instructions, the processor cannot determine which is intended and therefore does not cause overflow exceptions automatically. Instead it merely sets OF when the results, if interpreted assigned numbers, would be out of range. When doing arithmetic on signed operands, careful programmers and compilers either test OF directly or use the INTO instruction.	
f)	Draw and explain virtual 8086 mode in 80386.	4M
Ans.	In its protected mode of operation, 80386DX provides a virtual 8086	
	operating environment to execute the 8086 programs	Explanat
	The real mode can also used to execute the 8086 programs along with the capabilities of 80386, like protection and a few additional instructions.	ion 2M
	Once the 80386 enters the protected mode from the real mode, it cannot return back to the real mode without a reset operation.	
	Thus, the virtual 8086 mode of operation of 80386, offers an	
	advantage of executing 8086 programs while in protected mode. The	
	address forming mechanism in virtual 8086 mode is exactly identical with that of 8086 real mode.	
	In virtual mode, 8086 can address 1Mbytes of physical memory that	
	may be anywhere in the 4Gbytes address space of the protected mode	
	of 80386. Like 80386 real mode, the addresses in virtual 8086 mode	
	lie within 1Mbytes of memory. In virtual mode, the paging mechanism and protection capabilities are available at the service of the programmers.	
	The 80386 supports multiprogramming, hence more than one programmer may be use the CPU at a time.	
	Paging unit may not be necessarily enable in virtual mode, but may be needed to run the 8086 programs which require more than 1Mbyts	
	of memory for memory management function.	
	In virtual mode, the paging unit allows only 256 pages, each of 4Kbytes size.	
	• Each of the pages may be located anywhere in the maximum 4Gbytes physical memory. The virtual mode allows the multiprogramming of 8086 applications.	
	• The virtual 8086 mode executes all the programs at privilege level	
	3. Any of the other programmers may deny access to the virtual mode	
	programs or data. However, the real mode programs are executed at	



MODEL ANSWER





MODEL ANSWER



Subject: Advanced Microprocessor

Subject Code:





Subject: Adv	anced Microprocessor Subject Code: 17	627
	31	
	The test registers are used to perform the confidence checking on the paging. TR6 is the TLB testing command register. By writing into this register, you can either initiate a write directly into the TLB or perform a mock TLB lookup. TR7 is the TLB testing data register. When a program is performing writes, the entry to be stored is contained in this register, along with cache set information.	1M for descripti on
	31 0 Test Control TR6	1M for
	Test Status TR7	diagram
b) Ans.	 Describe the features of Pentium MMX (any four). Features of Pentium MMX: 1. In Pentium there are eight general purpose floating point registers in a floating point unit. 2. Each of these eight registers are 80-bit wide for floating point operations, 64 bits are used for mantissa and rest of 16 bit for exponent. 3. Intel MMX instructions use these floating point registers as MMX registers and used only 64 bit mantissa portion of these registers to store MMX operands. 4. Thus MMX programmers virtually get new MMX registers each of 64bits. 5. It is possible to use same set of registers as floating point registers and MMX register in the same program; it is preferable not to use them concurrently. 6. After a sequence of MMX instruction is executed, these registers should be cleared by an instruction 'EMMS' which implies empty MMX stack. 	4M Any 4 features 1M each



MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

(ISO/IEC - 27001 - 2005 Certified)

MODEL ANSWER

Subje	ct: Adva	anced Microprocessor Subject Code:	17627	
		 floating point instructions. 8. Although content switching between multimedia program execution and floating point execution is permissible. It is not recommended. The MMX technology supports the following four data types. 1. Packed bytes-In this data types, eight bytes can be packed into on 64 bit quantity. 2. Packed word-Four words can be packed into 64 bit. 3. Packed double word-Two double words can be packed into 64 bit. 4. One quadword-One single64 bit quantity. 	ie t	
	c)	List and explain design issues of RISC processor (any two).	4	Μ
	Ans.	 Design issues of RISC processor are as follow: Register Window Memory speed issue Instruction Latency issue Dependencies issues Register Window: The reduced hardware requirements of RISC processors lea additional space available on the chip for the system designer. RIS CPUs generally use this space to include a large number of register (> 100 occasionally). The CPU can access data in registers more quickly than data memory so having more registers makes more data available fast Having more registers also helps reduce the number of memor references especially when calling and returning from subroutines. The RISC processor may not be able to access all the registers has at any given time provided that it has many of it. Most RISC CPUs have some global registers which are alwa accessible. The remaining registers are windowed so that only subset of the registers are accessible at any specific time. To understand how register windows work, we consider the windowing scheme used by the Sun SPARC processor. The processor can access any of the 32 different registers at a giv time. (The instruction formats for SPARC always use 5 bits to sele a source/destination register, 8 are global registers that are alwa accessible. The remaining 24 registers are contained in the register window. 	L des iss 2 ve SC ers in er. Exp ory <i>IM</i> it uys a he en ect ter	ist sign ues M
		 6. The processor can access any of the 32 different registers at a giv time. (The instruction formats for SPARC always use 5 bits to sele a source/destination register which can take any 32 different values. 7. Of these 32 registers, 8 are global registers that are alwa accessible. The remaining 24 registers are contained in the regist window. 8. The register window overlap. The overlap consists of 8 registers 	en ect ays ter in	



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

SPARC CPU. Notice that the organization of the windows are supposed to be circular and not linear; meaning that the last window overlaps with the first window. 9. Example: the last 8 registers of window 1 are also the first 8 registers of window 2 Similarly, the last 8 registers of window 2 are also the first 8 registers of window 3. The middle 8 registers of window 2 are local; they are not shared with any other window. 2. Memory speed issue: Memory speed issues are commonly solved using caches. A cache is a section of fast memory placed between the processor and slower memory. When the processor wants to read a location in main memory, that location is also copied into the cache. Subsequent references to that location can come from the cache, which will return a result much more quickly than the main memory. Caches present one major problem to system designers and programmers, and that is the problem of coherency. When the processor writes a value to memory, the result goes into the cache instead of going directly to main memory. Therefore, special hardware (usually implemented as part of the processor) needs to write the information out to main memory before something else tries to read that location or before reusing that part of the cache for some different information. **3.** Instruction Latency issue: A poorly designed instruction set can cause a pipelined processor to stall frequently. Some of the more common problem areas are: Highly encoded instructions such as those used on CISC machines that require complex decoders. Those should be avoided. Variable-length instructions which require multiple references to memory to fetch in the entire instruction. Instructions which access main memory (instead of registers), since main memory can be slow. Complex instructions which require multiple clocks for execution (many floating-point operations, for example.)Instructions which need to read and write the same register. For example "ADD 5 to register 3" had to read register 3, add 5 to that value, then write 5 back to the same register (which may still be "busy" from the earlier read operation, causing the processor to stall until the register becomes available.) Dependence on single-point resources such as a condition code register. If one instruction sets the



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

conditions in the condition code register and the following instruction tries to read those bits, the second instruction may have to stall until the first instruction's write completes.	
4. Dependencies issues : One problem that RISC programmers face is that the processor can be slowed down by a poor choice of instructions. Since each instruction takes some amount of time to store its result, and several instructions are being handled at the same time, later instructions may have to wait for the results of earlier instructions to be stored. However, a simple rearrangement of the instructions in a program (called Instruction Scheduling) can remove these performance limitations from RISC programs.	
OR	
Design issues of RISC processor are:1. Register Window.2. Pipelining in RISC3. Single cycle instruction execution in RISC:4. Dependencies:	
1. Register Window: The reduced hardware requirements of RISC processors leave additional space available on the chip for the system designer. RISC CPUs generally use this space to include a large number of registers (> 100 occasionally). The CPU can access data in registers more quickly than data in memory so having more registers makes more data available faster. Having more registers also helps reduce the number of memory references especially when calling and returning from subroutines. The RISC processor may not be able to access all the registers it has at any given time provided that it has many of it. Most RISC CPUs have some global registers which are always accessible. The remaining registers are windowed so that only a subset of the register windows work, we consider the windowing scheme used by the Sun SPARC processor. The processor can access any of the 32 different registers at a given time. (The instruction formats for SPARC always use 5 bits to select a source/destination register which can take any 32 different values. Of these 32 registers, 8 are global registers that are always accessible. The remaining different registers which are always accessible.	



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:





MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

17627

RISC processors (now called CISC, or Complex Instruction Set Computer), they are more conducive to pipelining. While CISC instructions varied in length, RISC instructions are all the same length and can be fetched in a single operation. Ideally, each of the stages in a RISC processor pipeline should take 1 clock cycle so that the processor finishes an execution of every instruction in same time. Pipeline Problems In practice, however, RISC processors operate at more than one cycle per instruction. The processor might occasionally stall a result of data dependencies and branch instructions. A data dependency occurs when an instruction depends on the results of a previous instruction. A particular instruction might need data in a register which has not yet been stored since that is the job of a preceding instruction which has not yet reached that step in the pipeline. Branch instructions are those that tell the processor to make a decision about what the next instruction to be executed should be based on the results of another instruction. Branch instructions can be troublesome in a pipeline if a branch is conditional on the results of an instruction which has not yet finished its path through the pipeline. 3. Single cycle instruction execution in RISC: RISC designers are concerned primarily with creating the fastest chip possible, and so they use a number of techniques, including pipelining. Pipelining is a design technique where the computer's hardware processes more than one instruction at a time, and doesn't wait for one instruction to complete before starting the next. The four stages in our typical CISC machine are fetch, decode, execute, and write. These same stages exist in a RISC machine, but the stages are executed in parallel. As soon as one stage completes, it passes on the result to the next stage and then begins working on another instruction. The performance of a pipelined system depends on the time it takes only for any one stage to be completed-not on the total time for all stages as with non-pipelined designs. In an typical pipelined RISC design, each instruction takes 1 clock cycle for each stage, so the processor can accept 1 new instruction per clock. Pipelining doesn't improve the latency of instructions (each instruction still requires the same amount of time to complete). but it does improve the overall throughput. As with CISC computers,



MODEL ANSWER

SUMMER – 2018 EXAMINATION

Subject: Advanced Microprocessor

Subject Code:

	the ideal is not always achieved. Sometimes pipelined instructions take more than one clock to complete a stage. When that happens, the processor has to stall and not accept new instructions until the slow instruction has moved on to the next stage. Since the processor is sitting idle when stalled, both the designers and programmers of RISC systems make a conscious effort to avoid stalls. To do this, designers employ several techniques. 4. Dependencies: One problem that RISC programmers face is that the processor can be slowed down by a poor choice of instructions. Since each instruction takes some amount of time to store its result, and several instructions are being handled at the same time, later instructions may have to wait for the results of earlier instructions to be stored. However, a simple rearrangement of the instructions in a program (called Instruction Scheduling) can remove these performance limitations from RISC programs. One common optimization involves "common sub-expression elimination." A compiler which encounters the commands: $B = 10 * (A / 3)$; $C = (A / 3) / 4$; might calculate (A/3) first, put that result into a temporary variable, and then use the temporary variable in later calculations. Another optimization involves "loop unrolling." Instead of executing a sequence of instruction inside a loop, the compiler may replicate the instructions multiple times. This eliminates the overhead of calculating and testing the loop control variable. Compilers also perform function in lining, where a call to a small subroutine is replaced by the code of the subroutine	
	itself. This gets rid of the overhead of a call/return sequence.	
d)	List any four features of Pentium-proprocessor.	4 M
Ans.	Features of Pentium-proprocessor:	
	1) It is based on net burst micro architecture.	
	2) Superscalar architecture 3) Dynamic branch prediction	Any A
	4) Pipelined Floating-Point Unit	fonturos
	5) Separate code and data caches	1M each
	6) 64-bit data bus	1111 00011
	7) Address parity	
	8) Support for Intel MMX technology	
	9) Dual power supplies—separate VCC2 (core) and VCC3 (I/O)	



MODEL ANSWER

Subject Code: 17627 Subject: Advanced Microprocessor voltage inputs. Separate 16-Kbyte, 4-way set-associative code and data caches, each with improved fully associative TLBs 10) Pool of four write buffers used by both execution pipelines 11) Enhanced branch prediction algorithm 12) New Fetch pipeline stage between Prefetch and Instruction Decode. Explain the concept of segment descriptor cache register of 80386 e) 4Mwith neat diagram. Segment descriptor cache registers: Ans. - These registers are not available for the users. - These registers are associated with the segments and the segment registers in 80386 i.e. CS, DS, ES, SS, FS, GS - Every segment descriptor cache register is 72 bits long. **Explanat** -Every segment descriptor cache register holds ion 2M a. 32 bits segment base address b. 32 bits segment limit c. Other required segment attributes. -When a selector is loaded, its associated segment descriptor cache register is automatically get loaded with the values from descriptor table. Either from LDT or GDT. -In the real mode, only the base address is updated directly by shifting the selector values 4 bits to the left. -In the protected mode, the base address, limit and all attributes are loaded. Segment Descriptors registers (loaded automatically) registers ←16 Physical base address and segment limit Segment $BITS \rightarrow$ (64 bits) attributes (9 bits) Selector CS Diagram SS Selector 2MSelector DS ES Selector FS Selector GS Selector Visible to users Invisible to users